Intel, DARPA Develop Secure Structured ASIC Chips Made in the US
March 22, 2021 | IntelEstimated reading time: 2 minutes
Intel and the U.S. Defense Advanced Research Projects Agency (DARPA) today announced a three-year partnership to advance the development of domestically manufactured structured Application Specific Integrated Circuit (ASIC) platforms. The Structured Array Hardware for Automatically Realized Applications (SAHARA) partnership enables the design of custom chips that include state-of-the-art security countermeasure technologies. A reliable, secure, domestic source of leading-edge semiconductors remains critical to the U.S.
“We are combining our most advanced Intel® eASIC structured ASIC technology with state-of-the-art data interface chiplets and enhanced security protection, and it’s all being made within the U.S. from beginning to end. This will enable defense and commercial electronics systems developers to rapidly develop and deploy custom chips based on Intel’s advanced 10nm semiconductor process,” says José Roberto Alvarez, senior director, CTO Office, Intel Programmable Solutions Group.
As the sole U.S.-based advanced semiconductor manufacturer, Intel promotes supply-chain security by utilizing facilities within the U.S. to manufacture, assemble and test custom chips for the SAHARA partnership.
“Structured ASICs have advantages over FPGAs that are widely used in many Department of Defense applications. In partnering with Intel on the SAHARA program, DARPA aims to transform currently fielded as well as future capabilities into structured ASIC implementations with significantly higher performance and lower power consumption,” said Serge Leef, a program manager in DARPA’s Microsystems Technology Office. “SAHARA aims to dramatically shorten the ASIC design process through automation while adding unique security features to support manufacturing of the resulting silicon in zero-trust environments. Additionally, Intel will establish domestic manufacturing capabilities for the structured ASICs on their 10nm process.”
In collaboration with the University of Florida, Texas A&M and University of Maryland, Intel will develop security countermeasure technologies that enhance protection of data and intellectual property from reverse engineering and counterfeiting. University teams will use rigorous verification, validation and new attack strategies to test the security of these chips. The security countermeasure technologies will be integrated into Intel’s structured ASIC design flow.
Intel will use its structured ASIC technology to develop platforms that significantly accelerate development time and reduce engineering cost compared to traditional ASICs. Intel will manufacture these chips using its 10nm process technology with the advanced interface bus die-to-die interconnect and embedded multi-die interconnect bridge packaging technology to integrate multiple heterogenous die in a single package.
Intel® eASIC™ devices are structured ASICs, an intermediary technology between field-programmable gate arrays (FPGAs) and standard-cell ASICs. These devices provide lower unit-cost and run on lower power compared with FPGAs and provide a faster time to market and lower non-recurring engineering cost compared with standard-cell ASICs.
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Curtiss-Wright Signs Strategic Partnership With Rolls-Royce SMR for Its Small Modular Reactor Technology
08/04/2025 | BUSINESS WIRECurtiss-Wright Corporation announced that its UK-based Curtiss-Wright Nuclear business (formerly Ultra Energy) signed a multi-million dollar strategic partnership with Rolls-Royce SMR to deliver critical safety systems for its Small Modular Reactor (SMR) technology. Under the contract, Curtiss-Wright will provide design, qualification, testing and supply of the non-programmable diverse Reactor Protection Systems for a global fleet of Rolls-Royce SMRs.
Brent Laufenberg Appointed CIO of the Global Electronics Association, Advancing Technology and Member Services
07/31/2025 | Global Electronics AssociationThe Global Electronics Association (formerly IPC International Inc.) announces the appointment of Brent Laufenberg as its new Chief Information Officer (CIO).
Microchip Enters into Partnership Agreement with Delta Electronics on Silicon Carbide Solutions
07/18/2025 | Globe NewswireThe growth of artificial intelligence (AI) and the electrification of everything are driving an ever-increasing demand for higher levels of power efficiency and reliability.
ViTrox’s HITS 5.0 Empowers Global Partners with Innovative Solutions and Stronger Bonds
07/16/2025 | ViTroxViTrox, strives to be the World’s Most Trusted Technology Company, proudly announces the successful conclusion of its fifth edition of High Impact Training for Sales (HITS 5.0), held from 23rd to 27th June 2025 at ViTrox Campus 2.0 and 3.0, located in Batu Kawan Industrial Park, Penang, Malaysia.
Global Citizenship: The Global Push for Digital Inclusion
07/16/2025 | Tom Yang -- Column: Global CitizenshipIt can be too easy to take the technology at our fingertips for granted: high-speed internet, cloud-based collaboration, and instant video calls across continents. Yet, for billions of people, access to these digital tools is a distant dream. As a global community, we must ensure that technology is available to all. Here is how technology is bridging physical, economic, and educational gaps in underserved regions and profoundly reshaping lives.