The Marketing Minute: The First Step to More Sales—Marketing
It’s Only Common Sense: Customer Service Is Sales in Disguise
Dan’s Biz Bookshelf: ‘Dream First, Details Later
Cadence EDA Solutions, IP Optimized for Intel Process and Packaging Technologies
February 8, 2022 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced it has joined the new Intel Foundry Services (IFS) Ecosystem Alliance to support mutual customers with the development and delivery of innovative system-on-chip (SoC) designs. As a member of the alliance, Cadence is advancing adoption of Intel process and packaging technologies and Cadence state-of-the-art digital, custom/analog, verification and advanced IC packaging EDA solutions, along with Cadence Design, Verification and Tensilica IP. Using Intel and Cadence technologies, customers can accelerate time to market while reducing design barriers, risk and costs.
There are several benefits to joining the IFS Ecosystem Alliance. Cadence will have early access to process and advanced IC packaging roadmaps, process design kits (PDKs) and technical training. This allows the Cadence R&D teams to fine-tune EDA tools and IP for the Intel portfolio of process and packaging technologies so customers can meet power, performance and area (PPA) requirements.
“We’re collaborating with world-leading partners like Cadence to ensure our customers have access to a robust, comprehensive design ecosystem, process technologies, advanced packaging technologies and manufacturing capabilities,” said Dr. Randhir Thakur, president of IFS. “Cadence is constantly developing new solutions and IP to stay in front of customer demands, making them a critical ecosystem partner that aligns with our mission to address the growing global demand for chips with breakthrough SoC design technologies.”
“By joining the IFS Ecosystem Alliance, we’re demonstrating our commitment to ensuring that customers can quickly become proficient using Cadence solutions and IP supporting Intel process and packaging technologies,” said Dr. Anirudh Devgan, president and CEO of Cadence. “Our customers are under extreme pressure to deliver power-efficient and performance-optimized SoCs, and the Cadence and IFS collaboration lets our customers innovate with confidence.”
Cadence tools and IP support the company’s Intelligent System Design strategy, which enables customers to achieve SoC design excellence.
Share on:
Suggested Items
ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q1 2025
07/16/2025 | SEMIElectronic System Design (ESD) industry revenue increased 12.8% to $5,098.3 million in the first quarter of 2025 from the $4,521.6 million registered in the first quarter of 2024, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Prague PEDC: Call for Abstracts Deadline July 31
07/16/2025 | Pan-European Electronics Design Conference (PEDC)The second Pan-European Electronics Design Conference (PEDC) will take place Jan. 21-22, 2026, in Prague, Czech Republic. The call for abstracts deadline is July 31. Organized jointly by the German Electronics Design and Manufacturing Association (FED) and the Global Electronics Association PEDC serves as a European platform for knowledge exchange, networking, and innovation in electronics design and development.
The Pulse Design: Constraints for the Next Generation
07/16/2025 | Martyn Gaudion -- Column: The PulseIn Europe, where engineering careers were once seen as unpopular and lacking street credibility, we have been witnessing a turnaround in the past few years. The industry is now welcoming a new cohort of designers and engineers as people are showing a newfound interest in the profession.
Flexible Circuit Technologies Welcomes Regional Business Development Manager Derek Rossberg
07/15/2025 | Flexible Circuit TechnologiesFlexible Circuit Technologies a Minnesota-based flexible circuit and advanced electronics contract manufacturer, welcomes Derek Rossberg as Regional Business Development Manager.
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.