The Marketing Minute: If Your Marketing Budget Gets Cut in Half, Then What?
Punching Out: How Are the Big Boys in Electronics Doing?
It’s Only Common Sense: Complexity Is the Enemy of Profit
Cadence Design IP Portfolio in TSMC’s N5 Process Gains Broad Adoption Among Leading Semiconductor, System Companies
June 16, 2022 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced a wide range of leading semiconductor and system customers have successfully adopted the comprehensive line-up of Cadence® Design IP in TSMC’s industry-leading 5nm process technology. Designed to the latest state-of-the-art interface standards, the Cadence’s Design IP portfolio enables customers to develop the most advanced SoCs for the most demanding applications, including high-performance computing (HPC), artificial intelligence/machine learning (AI/ML), networking, storage, and automotive. The IP portfolio from Cadence in TSMC’s N5 process includes 112/56/25/10 Gbps Ethernet PHY/MAC, PCIe 6.0/5.0/4.0/3.1 PHY/Controller, 40Gbps Ultralink™ D2D PHY, and complete PHY/Controller for GDDR6, DDR5/4, and LPDDR5/4x.
Cadence’s design IP in TSMC’s N5 process delivers optimal power, performance and area (PPA) with rich feature sets to enable uncompromised differentiation, versatility and innovation for large-scale SoC designs. In addition, Cadence provides full subsystem deliveries with integrated PHY and controller IP to simplify integration, minimize risks, and enable faster time to market.
“TSMC worked closely with Cadence, our long-standing ecosystem partner, to enable leading-edge designs, which deliver significant power, performance and area improvements on our advanced technologies,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “The strong collaboration between Cadence’s Design IP and TSMC’s IP9000 teams promotes high-quality IP delivery to help our mutual customers achieve first-pass silicon success and faster time-to-market.
"Cadence has collaborated with TSMC for decades to provide high-quality silicon-proven IP on advanced process nodes to meet the most demanding requirements for HPC, AI/ML, networking, storage, and automotive applications,” said Rishi Chugh, vice president of Design IP Product Management at Cadence. "The wide adoption of our Design IP in TSMC’s N5 process demonstrates the excellence and quality of Cadence’s Design IP, which is empowering customers to design highly differentiated product solutions.”
Share on:
Subscribe
Stay ahead of the technologies shaping the future of electronics with our latest newsletter, Advanced Electronics Packaging Digest. Get expert insights on advanced packaging, materials, and system-level innovation, delivered straight to your inbox.
Subscribe now to stay informed, competitive, and connected.
Suggested Items
New Book Explores How UV Technology Is Transforming Electronics Protection, Efficiency, and Sustainability
05/14/2026 | I-Connect007I-Connect007 proudly announces the recent release of The Printed Circuit Designer’s Guide to…™ UV Curable Conformal Coatings. Authored by respected industry technologists Brian Chislea and Cody Schoener, PhD, of Dow, Inc., this new volume offers a comprehensive exploration of UV-curable conformal coatings and their expanding role in improving the protection, performance, and sustainability of electronic assemblies.
Siemens Expands EDA Software Access Through EuroCDP Project
05/14/2026 | SiemensSiemens has become the first software provider to sign a strategic framework agreement with the European Chips Joint Undertaking (Chips JU) which aims to bolster Europe's semiconductor industry by fostering collaboration between the EU, member states and the private sector, through the European Chips Design Platform (EuroCDP) project.
Rethinking Stackup, Materials, and Tolerances in Modern Designs
05/14/2026 | Kristin Moyer, Global Electronics AssociationThe simple rectangular rigid PCB is becoming increasingly infrequent. This reality necessitates designing with concepts well outside traditional rigid PCB methodologies. For example, the designer of wearable electronics may need to implement conductive fibers integrated into the textile material. Heads-up displays, like those in VR/AR headsets and glasses, require transparent circuitry etched into the display glass. The process of designing without a rule book usually starts with something other than the traditional board design process.
New Courses: Advance Your Electronics Expertise in June and July
05/14/2026 | Global Electronics AssociationStay current with design, manufacturing, and quality standards by enrolling in one of these online instructor-led courses starting in June and July from ElectronicsU at the Global Electronics Association, designed to help professionals at every level sharpen their skills and advance their careers. These live, expert-led sessions combine flexibility with real-time interaction, allowing participants to learn directly from seasoned industry professionals while collaborating with peers worldwide. Access to all applicable IPC standards is included in the courses.
Road to Reliability: Engineering High Uptime EV Charging Infrastructure
05/13/2026 | Stanton Rak, SF Rak CompanyThe transition to EVs is no longer constrained solely by vehicle capability. Instead, it is increasingly defined by a simpler, but more unforgiving question: Will the charger work when I arrive? This high uptime does not happen by accident. As EV technology has matured, limitations in battery range, power electronics, and thermal management are no longer the primary barriers to adoption.