Siemens Advances Intelligent Custom IC Verification Platform with New, AI-powered Solido Design Environment
July 10, 2023 | SiemensEstimated reading time: 3 minutes

Siemens Digital Industries Software introduced Solido™ Design Environment software – an artificial intelligence (AI)-powered, cloud-ready integrated circuit (IC) design and verification solution that can help design teams meet and exceed increasingly aggressive power, performance, yield and reliability requirements while helping to dramatically speed time to market.
IC engineering teams must increasingly adapt to a new era of substantially higher design complexity driven by demand for compelling, highly differentiated applications across industries including wireless, automotive, high-performance computing (HPC), and internet-of-things (IoT). Siemens’ new Solido Design Environment software has been developed to help circuit designers address this challenge, delivering a unified approach for custom IC design and verification that can help designers to achieve high overall design quality and reduce time-to-market, while optimizing for these inter-dependent tradeoffs.
The newest addition to Siemens’ intelligent custom IC verification platform, the Solido Design Environment software, features AI technology and cloud deployment readiness. The Solido Design Environment software provides a single, comprehensive cockpit that handles nominal and variation-aware analysis, including SPICE-level circuit simulation setup, measurements and regressions, as well as waveforms and statistical results analysis.
Using AI technology, the solution can help users identify optimization paths to improve circuit power, performance, and area, as well as to perform production-accurate statistical yield analysis at a fraction of runtime compared to brute-force methods. It also features new Additive Learning technology that assists in significantly boosting performance for design and verification teams, producing smarter and faster AI decisions and analysis using retained AI models. With these advanced capabilities, the Solido Design Environment software can help to achieve verification accuracy up to 6 sigma and higher yield at speeds orders of magnitude faster than brute-force Monte Carlo, while helping to significantly improve coverage and accuracy.
“Semiconductor content is growing dramatically in a multitude of applications,” said Amit Gupta, vice president and general manager of the Custom IC Verification division at Siemens Digital Industries Software. "Engineering teams must adapt to higher design complexity and increasing variation effects, while meeting power, performance, area, and yield targets. With cutting-edge AI technology for signoff variation analysis seamlessly integrated into an intelligent, cloud-ready design environment, Solido Design Environment software represents a breakthrough for custom IC design, providing disruptive advantages for standard cell, memory, and analog IP design teams.”
Early customers are experiencing significant benefits. Using the new solution, SK hynix Inc., a top tier global provider of advanced memory and sensor technologies, significantly reduced the time it takes for them to go from initial design to production. “Verification accuracy and turnaround time are key factors in our design flow, as we create the next generation of memory technology,” said Mr. Do Chang-Ho, head of Computer Aided Engineering at SK hynix. “Siemens’ Solido Design Environment software has delivered brute force-accurate variation analysis coupled with powerful and easy-to-use design optimization, which has significantly reduced the time it takes for us to go from initial design to production.”
Other industry leaders on Solido Design Environment
“The Solido Design Environment software is a clear example of how Siemens EDA listens to their users and develops solutions that empower users to achieve better results,” said Sam Bagwell, director of US Design Services for Forza Silicon (AMETEK, Inc.). “Our designers use Solido Design Environment software as their simulation environment when custom designing state-of-the-art, low-noise, high-resolution, ultra-high speed CMOS image sensors for a wide range of applications including cinematography, machine vision, automotive, AR/VR, and more. We have had an outstanding experience with the solution, due to its productivity-boosting design workflows, intuitive results visualization, and excellent user support.”
“We have been using the Solido Design Environment software in our production custom design methodology, and it has exceeded our expectations,” said Patrick Camilleri, co-founder and vice president of Engineering at Crypto Quantique. “Thanks to the solution’s flexibility to adapt to our use models, we were able to integrate it into our existing methodology with ease and take advantage of its tool-assisted workflow capabilities to boost our design efficiency.”
“Solido Design Environment’s variation-aware verification capabilities have significantly benefited our design flow," said Randy Caplan, chief executive officer for Silicon Creations. "Its ability to quickly and accurately identify potential issues at high sigma, as well as to provide insights on optimizing our designs to work at a high degree of robustness, have been helpful to designers as we continue to provide world-class design IP to our customers.”
Suggested Items
Würth Elektronik Now an Infineon ‘Preferred Partner’
03/13/2025 | Wurth Elektronik eiSosWürth Elektronik, one of the leading manufacturers of electronic and electromechanical components, is broadening its collaboration with semiconductor manufacturers.
Elementary Mr. Watson: Ensuring a Smooth Handoff From PCB Design to Fabrication
03/13/2025 | John Watson -- Column: Elementary, Mr. WatsonAt the 2020 Tokyo Summer Olympics, the U.S. men's 4x100-meter relay team had high hopes of winning a medal. The team comprised some of the fastest sprinters in the world, but something went wrong. In a relay, four runners must smoothly pass their baton to the next runner inside a zone on the track. If a runner drops the baton or it’s passed outside the zone, the team risks disqualification. The U.S. team’s pass between the second and third runner was messy, slowing them down. By the time the last runner received the baton, the team had lost too much time. They finished sixth in their heat and didn’t qualify for the final.
Ventec International Group Announce Launch of VT-47LT IPC4101 /126 Prepreg for HDI
03/12/2025 | Ventec International GroupVentec International Group announce launch of VT-47LT IPC4101 / 126 Prepreg. Are Microvia Failures Plaguing Your HDI Any Layer Designs? High-density interconnect (HDI) designs are pushing the envelope - higher layer count HDI relies on complex microvia designs: skip vias, staggered microvias, and stacked microvias in sequential laminations.
TI Introduces the World's Smallest MCU, Enabling Innovation in the Tiniest of Applications
03/12/2025 | PRNewswireTexas Instruments (TI) introduced the world's smallest MCU, expanding its comprehensive Arm® Cortex®-M0+ MSPM0 MCU portfolio. Measuring only 1.38mm2, about the size of a black pepper flake, the wafer chip-scale package (WCSP) for the MSPM0C1104 MCU enables designers to optimize board space in applications such as medical wearables and personal electronics, without compromising performance.
Speaking the Same Language as Your Fabricator
03/12/2025 | Andy Shaughnessy, Design007 MagazineWe do indeed have a failure to communicate; designers and fabricators often seem to be talking past each other, which can lead to jobs being put on hold. We asked Jen Kolar, VP of engineering for Monsoon Solutions, and columnist Kelly Dack to share their thoughts on ways that we can break down the communication barrier between design and fabrication. As they point out, a design kickoff checklist and a solid review process can be invaluable tools in a designer’s toolbox.