New Method Allows the Study of Individual Defects in Transistors
December 7, 2016 | University of TwenteEstimated reading time: 3 minutes
Scientists from the University of Twente’s MESA+ research institute have developed a method for studying individual defects in transistors. All computer chips, which are each made up of huge numbers of transistors, contain millions of minor ‘flaws’.
Previously it was only possible to study these flaws in large numbers. However, fundamental research conducted by University of Twente scientists has now made it possible to zoom in on defects and study them individually.
In due course, this knowledge will be highly relevant to the further development of the semiconductor industry. The research results were published today in Scientific Reports ("Passivation and characterization of charge defects in ambipolar silicon quantum dots").
(a) Electrochemical potential profile of a hole quantum dot with and without a passivated and unpassivated charge defect in the left and right tunnel barrier respectively. In case of an unpassivated charge defect (“CD”), an extra level in the bandgap (green) is available for transport. (b) Atomic force microscopy image of the device, showing the lead gate L horizontally across the image. The barriers B1 through B10 allow local probing of the 2DHG/2DEG at many locations. (c) A schematic cross-sectional image of the device. The hydrogen (H) present in the Al2O3 can passivate charge defects during annealing. The applied voltage on the aluminum gates creates a 2DHG/2DEG, indicated by the dashed lines. (© Nature Publishing Group)
Computer chips typically contain numerous extremely small defects. There are often as many as ten billion defects per square centimetre. The bulk of these defects cause no problems in practice, but the large numbers involved pose enormous challenges for the industry.
This is just one of the barriers to the further miniaturization of chips, based on existing technology. It is, therefore, vital to obtain a detailed understanding of how these defects arise, of where they are located, and of how they behave.
Until now it has been impossible to study individual defects, due to the large number of defects on each chip, and the fact that closely spaced defects influence each other. For this reason, the defects were always studied in ensembles of several million at a time. However, this approach suffers from the drawback that it only yields a limited amount of information on individual defects.
Main tap
A group of University of Twente researchers led by Dr Floris Zwanenburg have now developed a clever method that, at long last, makes it possible to study individual defects in transistors. Working in the University of Twente’s NanoLab, the researchers first created chips containing eleven electrodes. These consisted of a group of ten electrodes 35 nanometres wide and, located perpendicularly above them, a single electrode 80 nanometres long (a nanometre is one million times smaller than a millimetre).
Dr Zwanenburg compares these electrodes to taps – not for water, but for electrons – which the researchers can turn on and off. The researchers first turn on the long electrode, the ‘stopcock’. At a temperature of -270 degrees Celsius, they then open or close the other ‘taps’. This enables them to locate the ‘leaks’, or – in other words – identify the electrodes beneath which defects are located. It turned out that there were leaks under every single electrode.
Neutralizing the defects
In a subsequent step, the researchers were able to neutralize more than eighty percent of the defects by heating the chips to 300 degrees Celsius, in a furnace filled with argon. In some cases, there was only a single defect beneath a given electrode. Having reduced the density of defects in the material, the researchers were then able to study individual defects.
Floris Zwanenburg explains that “The behaviour of individual defects is of great importance, as it will improve our understanding of defects in contemporary electronics. Of course, the electronics in question work at room temperature and not at the extremely low temperatures used in our study. Nevertheless, this is an important step for fundamental research and, ultimately, for the further development of modern IC technology.”
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
PC Graphics Add-in Board Shipments Up 27% QoQ in 2Q25
09/03/2025 | Jon Peddie ResearchAccording to a new research report from the analyst firm Jon Peddie Research, the growth of the global PC-based graphics add-in board market reached 11.6 million units in Q2'25 and desktop PC CPUs shipments increased to 21.7 million units.
PC GPU Shipments Up 8.4% in 2Q25 on Pre-Tariff Demand
09/02/2025 | Jon Peddie ResearchJon Peddie Research reports the growth of the global PC-based graphics processor unit (GPU) market reached 74.7 million units in Q2'25, and PC CPU shipments increased to 66.9 million units.
20 Years of Center Nanoelectronic Technologies (CNT) – Backbone of German Semiconductor Research Celebrates Anniversary
08/14/2025 | Fraunhofer IPMSThe Center Nanoelectronic Technologies (CNT) of the Fraunhofer Institute for Photonic Microsystems (IPMS) is celebrating its 20th anniversary this year. Since its founding in 2005, it has developed into a pillar of applied semiconductor research in Germany and Europe. With its unique research cleanroom and equipment adhering to the 300-mm wafer industry standard, CNT is unparalleled in Germany and serves as a central innovation driver for the microelectronics industry.
Q2 Client CPU Shipments Increased 8% from Last Quarter, Up 13% YoY
08/13/2025 | Jon Peddie ResearchJon Peddie Research reports that the global client CPU market expanded for two quarters in a row, and in Q2’25, it showed unseasonal growth of 7.9% from last quarter, while server CPU shipments increased 22% year over year.
FuriosaAI Closes $125M Investment Round to Scale Production of Next-Gen AI Inference Chip
07/31/2025 | BUSINESS WIREFuriosaAI, a semiconductor company building a new foundation for AI compute, today announced it has completed a $125 million Series C bridge funding round. The investment continues a period of significant momentum for Furiosa as global demand for high-performance, efficient AI infrastructure soars.