-
-
News
News Highlights
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueDo You Have X-ray Vision?
Has X-ray’s time finally come in electronics manufacturing? Join us in this issue of SMT007 Magazine, where we answer this question and others to bring more efficiency to your bottom line.
IPC APEX EXPO 2025: A Preview
It’s that time again. If you’re going to Anaheim for IPC APEX EXPO 2025, we’ll see you there. In the meantime, consider this issue of SMT007 Magazine to be your golden ticket to planning the show.
Technical Resources
Key industry organizations–all with knowledge sharing as a part of their mission–share their technical repositories in this issue of SMT007 Magazine. Where can you find information critical to your work? Odds are, right here.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - smt007 Magazine
Stencil Printing Techniques for Challenging Heterogeneous Assembly Applications
April 16, 2018 | Mark Whitmore and Jeff Schake, ASM Assembly SystemsEstimated reading time: 3 minutes

A new generation of near microscopic size SMT chip capacitors has appeared in the market, known as either 0201 (metric dimension label) or 008004 (imperial dimension label). Assembly results using these components is so far largely obscured from publication and highly proprietary. All aspects of the assembly process are expected to be challenged to accommodate the extreme level of miniaturization embodied in this device. The objective of this research is to investigate and characterize the stencil printing process for compatibility with M0201 (metric 0201) capacitor assembly. Effects of circuit board quality, stencil thickness, and stencil nano-coating are the primary experiment variables reported against solder paste volume transfer efficiency and raw-volume print distribution.
Figure 1: M0201 capacitor dimensions and tolerances.
M0201
The designation M0201 implies a case size length of 0.2mm and width of 0.1mm, when in fact these are produced at nominal dimensions of 0.25mm x 0.125mm (Figure 1).
In a footprint-area comparison, the M0201 covers only 39% of a M0402 (imperial 01005) chip component. M0201 capacitors were first commercially available for volume prototype assembly testing in 2014. Resistor M0201 passives are not yet known to be offered.
PCB land design options for M0201 are shown in Figure 2 as prescribed by the component manufacturer. The smallest pad size is 125μm x 70μm, which approximately matches the metal end terminal footprint. The largest pad size nearly doubles the smallest pad size area at 145μm x 120μm.
The pad design of our preference is shown in Figure 3, which is at the top limit of the suggested pad size range. The motivation for using such sizeable pad dimensions include:
Figure 2: M0201 vendor pad size recommendations.
Over-etched Cu is expected to be problematic at this dimensional scale. Using the largest Cu pad design should at least help to improve PCB manufacturability.
Typically, the stencil aperture size mimics pad the dimensions. The largest pad area offers to ease aperture area ratios and permits potentially improved print volume control.
Prerequisite Solder Volume
The determination of a suitable stencil aperture capacity requires prerequisite knowledge of the appropriate reflowed solder joint form. The IPC-A-601E standard was consulted as an appropriate reference to determine this. Figure 4 illustrates the model used to establish the structure of an acceptable M0201 solder joint of minimum volume. Author judgment prevailed for dimensions not explicitly provided in the 601E standard. The determination of this smallest solder volume is helpful in establishing a stencil design and for evaluating print performance against solder paste inspection (SPI) data.
Figure 3: Selected M0201 pad design for drint study
The geometry of the soldered terminations with minimum solder volume have been simplified as triangles at the sides (V1, V2) and end of the terminal contact (V3) while the largest volume contributor to the solder joint is the rectangular area underneath it (V4). The solder thickness dimension G contributes substantially to the overall solder joint volume. As the objective here is to determine a minimum solder volume, our interpretation of the 601E standard does not require the pad to be fully wetted to form an acceptable solder joint shape. An acceptable ratio of solder paste to metal by volume is 2:1. From this it is found that each chip component termination should require at least 0.48 nanoliters (1nl = 1,000,000μm3) of printed solder paste volume to form an acceptable reflowed solder joint. Note this amount scales to the pad dimensions selected (i.e., smaller pads will not require as much solder paste to comply).
Figure 4: Minimum solder volume termination model.
The printing stencil must be designed with aperture opening dimensions that will allow solder paste transfer accomplishing at least 0.48nl per pad. The difficulty in achieving this relates to practical restrictions on stencil thickness. For the products likely to see earliest implementation of M0201s, common stencil thickness used today is 100μm. The inclusion of M0201 will compel the use of even thinner stencil foils to reduce the risk of producing insufficient volume paste deposits attributed to clogged apertures. It is well documented that print transfer efficiency (TE) of solder paste scales proportionally to stencil aperture area ratio. Area ratio (AR) is defined as the aperture opening area divided by the aperture wall area.
AR values reducing further away from 0.6 will escalate average paste transfer loss while also increasing scatter in printed deposit size and shape.
To read the full article, which appeared in the March 2018 issue of SMT007 Magazine, click here.
Suggested Items
INEMI Call-for-Participation Webinar: BiSn-Based Low-Temperature Soldering Process and Reliability Project Phase 3b
04/28/2025 | iNEMIIn 2015, INEMI initiated the BiSn-Based Low-Temperature Soldering Process and Reliability Project to assess the feasibility of using low-temperature solders (LTS) in the SnBi system to address various technological, economic and ecological drivers for assembly of consumer computer electronic board products.
KYZEN to Feature Stencil Cleaning and Aqueous Cleaners at SMTA Capital Expo and Tech Form
04/28/2025 | KYZEN'KYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Capital Expo and Tech Forum, scheduled to take place Thursday, May 8 at George Mason University – Mason Square in Arlington, VA.
KYZEN Focuses on Aqueous Cleaning and Stencil Cleaning at SMTA Wisconsin
04/24/2025 | KYZEN'KYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Wisconsin Expo and Tech Forum, scheduled to take place Tuesday, May 6 at the Crowne Plaza Milwaukee Airport. KYZEN will be on-site to provide attendees with information about aqueous cleaning chemistry AQUANOX A4618 and stencil cleaner KYZEN E5631J.
SMTA Bridging the Skills Gap in Arizona
04/24/2025 | Marcy LaRont, I-Connect007One area where SMTA really excels is through its local chapters. On April 16, 2025, I-Connect007's Marcy LaRont attended the Workforce Breakfast during the SMTA Arizona Expo & Tech Forum in Mesa, which featured more than 50 electronics professionals from the local area, including defense OEMs, and others who were attending for the first time. Blackfox and Hyrel Technologies sponsored the event. The keynote presentation featured Sean Denny, a professor at Estrella Mountain Community College, who emphasized a clear need for skilled hand soldering technicians.
IPC Releases Version 2.0 of IPC-2591, Connected Factory Exchange, with Expanded Device Coverage and Smarter Data
04/23/2025 | IPCIPC announces the release of IPC-2591, Connected Factory Exchange (CFX), Version 2.0, the global standard for plug-and-play, machine-to-machine, and machine-to-system communication for digital manufacturing.