-
-
News
News Highlights
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueIn Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
Voices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
The Essential Guide to Surface Finishes
We go back to basics this month with a recount of a little history, and look forward to addressing the many challenges that high density, high frequency, adhesion, SI, and corrosion concerns for harsh environments bring to the fore. We compare and contrast surface finishes by type and application, take a hard look at the many iterations of gold plating, and address palladium as a surface finish.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
Characteristics of New Electroless Au/Pd/Au Process for Fine-Line Applications
July 30, 2018 | Tetsuya Sasamura, Ph.D., Tatsushi Someya, et al.Estimated reading time: 2 minutes

Abstract
The characteristics of electroless gold/palladium/gold (IGEPIG) deposit, which has been newly developed for fine-line application as electroless nickel-phosphorus (EN) free, has been compared with that of conventional electroless Ni-P/Pd/Au (ENEPIG) deposit and electroless Pd/Au (EPIG) deposit.
The IGEPIG deposit had excellent wire bonding reliability (WBR) compared with other deposits even if the gold thickness of IGEPIG at the top surface was less than that of the EPIG and ENEPIG deposits. From the results of AES analysis after heat treatment for 16 hours at 175°C, Pd and Cu was hardly detected at the top surface of Au, and it indicated that IGEPIG deposit prevented Cu and Pd diffusion. Also, it was revealed by EBSD (electron back scatter diffraction pattern) analysis that Pd grain size on Au was about ten times bigger than those on a Pd-activated copper surface. It was assumed that the prevention of Pd and Cu diffusion was relative with bigger Pd grain size of IGEPIG deposit.
Solder joint reliability (SJR) of IGEPIG deposit with SAC305 (Sn-3.0Ag-0.5Cu) solder ball is better than that of EPIG deposit, and almost the same with that of ENEPIG deposit. IGEPIG deposit had excellent pattern ability, because of no EN deposit and Pd activator process compared with ENEPIG and EPIG.
Introduction
Recently, the pattern of copper lines and spaces on PCBs has become narrower with the miniaturization of the integrated circuit. If using a conventional ENEPIG process with a nickel thickness of 5–6 µm, it will be easy to cause short circuits between each pattern line because of over-plating. Electroless nickel plating grows both vertically and horizontally, thus increasing the chance of bridging traces when the distance between traces is small. Conversely, the electroless palladium and immersion gold plated deposits are normally quite thin which reduces chance of metal bridging.
In addition, there is the requirement for reducing the EN deposit because less electronic signal loss is necessary for RF (radio frequency) module. As an EN-less or EN-free process, the electroless thin Ni/Pd/Au (thin ENEPIG) or EPIG process has been proposed. However, the pattern ability of thin ENEPIG has some restrictions for extremely fine patterns because a Pd activator process is used. In some cases, residual Pd activator (catalyst) could remain between traces, even with thorough rinsing, and help to serve as sites for extraneous metal plating between traces. And the WBR of EPIG after heat treatment (HT) was inadequate, especially when the gold thickness is less than 0.1 µm. The main factor is that WBR becomes worse by HT is Pd and Cu diffusion to the top surface of Au.
After much examination, we developed the IGEPIG process without Pd activator or any EN deposit as a new process which has excellent WBR and pattern ability. In this study, we introduce the performance of the IGEPIG deposit.
All three finishes discussed are wet plating processes, depositing metals from aqueous solutions. ENEPIG utilizes both immersion reactions (palladium catalyst and immersion gold) and electroless reactions (electroless nickel and electroless palladium). EPIG utilizes immersion reactions (palladium catalyst and immersion gold) and one electroless palladium step. IGEPIG utilizes two immersion reactions (an initial immersion gold and final immersion gold) and one electroless palladium step. All three processes utilize the same aqueous chemical pre-treatment of cleaning, copper micro-etching, and acid dipping.
To read the full version of this article which originally appeared in the June 2018 issue of PCB007 Magazine, click here.
Suggested Items
Breaking Silos with Intelligence: Connectivity of Component-level Data Across the SMT Line
06/09/2025 | Dr. Eyal Weiss, CybordAs the complexity and demands of electronics manufacturing continue to rise, the smart factory is no longer a distant vision; it has become a necessity. While machine connectivity and line-level data integration have gained traction in recent years, one of the most overlooked opportunities lies in the component itself. Specifically, in the data captured just milliseconds before a component is placed onto the PCB, which often goes unexamined and is permanently lost once reflow begins.
BEST Inc. Introduces StikNPeel Rework Stencil for Fast, Simple and Reliable Solder Paste Printing
06/02/2025 | BEST Inc.BEST Inc., a leader in electronic component rework services, training, and products is pleased to introduce StikNPeel™ rework stencils. This innovative product is designed for printing solder paste for placement of gull wing devices such as quad flat packs (QFPs) or bottom terminated components.
See TopLine’s Next Gen Braided Solder Column Technology at SPACE TECH EXPO 2025
05/28/2025 | TopLineAerospace and Defense applications in demanding environments have a solution now in TopLine’s Braided Solder Columns, which can withstand the rigors of deep space cold and cryogenic environments.
INEMI Interim Report: Interconnection Modeling and Simulation Results for Low-Temp Materials in First-Level Interconnect
05/30/2025 | iNEMIOne of the greatest challenges of integrating different types of silicon, memory, and other extended processing units (XPUs) in a single package is in attaching these various types of chips in a reliable way.
E-tronix Announces Upcoming Webinar with ELMOTEC: Optimizing Soldering Quality and Efficiency with Robotic Automation
05/30/2025 | E-tronixE-tronix, a Stromberg Company, is excited to host an informative webinar presented by Raphael Luchs, CEO of ELMOTEC, titled "Optimize Soldering Quality and Efficiency with Robotic Automation," taking place on Wednesday, June 4, 2025 at 12:00 PM CDT.