-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueInner Layer Precision & Yields
In this issue, we examine the critical nature of building precisions into your inner layers and assessing their pass/fail status as early as possible. Whether it’s using automation to cut down on handling issues, identifying defects earlier, or replacing an old line...
Engineering Economics
The real cost to manufacture a PCB encompasses everything that goes into making the product: the materials and other value-added supplies, machine and personnel costs, and most importantly, your quality. A hard look at real costs seems wholly appropriate.
Alternate Metallization Processes
Traditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
Estimated reading time: 1 minute
Contact Columnist Form
Trouble in Your Tank: Surface Preparation and Cleaning, Part 3
Surface preparation and cleaning are essential aspects of metal finishing and PCB fabrication. The PCB fabricator has several processes that fit the broad category of cleaning and surface preparation. However, the organization needs additional studies to enhance the broad portfolio of products for their respective fitness for use in today’s technology. In addition, this exercise will assess gaps in the RBP cleaning and surface preparation segment and make necessary process improvements through bench scale and field application trials.
Overview
In general, surface preparation is done to ensure good adhesion of metal, dielectric, photoresist, or solder mask to the prepared surface, although avoiding excessive adhesion could also be the objective. Take the example of surface preparation before dry photoresist lamination, such as failure to:
- Achieve good adhesion in a print-and-etch process, which will cause etchant attack under the resist and ultimately an open defect
- Achieve good adhesion in a plating process, which will cause tin and lead underplating, ultimately leading to shorting defects (shorts)
- Achieve a good release of unexposed resist during development, which can cause etch retardation in a print-and-etch process, ultimately leading to shorts
- Achieve a good release of unexposed resist during development in a plating process, which can cause poor adhesion of the plated copper to the copper base (copper-copper peelers)
- Achieve a good release of exposed resist in a print-and-etch process on inner layers, which can inhibit the formation of a multilayer bonder on such a copper surface
- Achieve a good release of exposed resist in a plating process, which can cause etch retardation
- Remove residues including chromates and organic soils (including resin spots), which will adversely affect inner layer bonding and plating quality
Figure 1 depicts an example of both an open and a short due to improper surface preparation leading to poor adhesion. To fully grasp some of the surface preparation issues, a primer on the copper foil manufacturing process will enhance the reader’s understanding with the composition and topography of standard electrodeposited (ED) and reverse-treated foils (drum-side-treated foils).
This article originally appeared in the December 2018 issue of PCB007 Magazine, click here.
More Columns from Trouble in Your Tank
Trouble in Your Tank: Interconnect Defect—The Three Degrees of SeparationTrouble in Your Tank: Things You Can Do for Better Wet Process Control
Trouble in Your Tank: Processes to Support IC Substrates and Advanced Packaging, Part 5
Trouble in Your Tank: Materials for PWB Fabrication—Drillability and Metallization
Trouble in Your Tank: Supporting IC Substrates and Advanced Packaging, Part 5
Trouble in Your Tank: Electrodeposition of Copper, Part 6
Trouble in Your Tank: Electrolytic Copper Plating, Part 5
Trouble in Your Tank: Processes to Support IC Substrates and Advanced Packaging, Part 4