-
-
News
News Highlights
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
In Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
Voices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
Dissecting the IPC Regional Survey on PCB Technology Trends
July 15, 2019 | I-Connect007 Editorial TeamEstimated reading time: 21 minutes
Johnson: That’s a good point. For an OEM working on something fairly technical with complex circuitry that is destined to go to volume, you should expect that you’re probably not the only house in the design cycle. Then, once the OEM goes to volume, it will move overseas. That dynamic looks like that should still continue.
Holden: Well, you have to define “volume.” Most of the money in the volume electronics coming out of North American OEMs is not super high volume, and China realizes that. China is trying to learn how to get the smaller lot sizes because they already know who the big companies are, such as Apple and Samsung. They demand the lowest prices, so it’s a slim margin that you can only make any money out of enormously high volumes. But the majority of North American and European electronics is not high volume. It’s much more reasonable that people in Europe and North America can supply that volume at a competitive price.
Johnson: Sharon, in addition to the regional insights, is there any information in the report that you’d like to bring to the topic as we start winding down?
Starr: In terms of what PCB shops report that they’re capable of doing compared to what the OEMs are specifying, they seem to be in good shape. Their capabilities currently are exceeding the requirements of OEMs, and they expect that to continue out five years. That’s a promising finding.
Holden: Did the OEMs specify any future reduction or change in the pitch, especially from the wafer-level packaging people? Did they say anything about finer pitch coming?
Starr: Yes. For minimum I/O pitch for surface mount packages, the OEMs are predicting a slight decrease over the next five years. The PCB fabricators were anticipating a bigger decrease. But the PCB fabricators who responded were able to do a smaller I/O pitch than the OEMs were reported specifying. Again, that’s one of those areas where the PCB fabricators seem to be in good shape in relation to what the OEMs need.
Johnson: So, the challenge is not so much the geometries as it is the reliability.
Holden: If you underfill fine pitch, it is super reliable. Delphi has been putting flip-chip silicon directly on their circuit board for the last 12 years because, again, it’s reliable when it’s underfilled. But when applying the silicon directly to the circuit board without using an interposer or package, a space transformer bodes in that there would be more fine pitch. We’re talking about 0.3-, 0.25-, and 0.2-millimeter pitch, not just 0.5 or 0.4 millimeters.
Fritz: We picked that up in the survey. Again, the thing that bothers me is if you have an island of density, like GM has been able to do for 12 years now, does that relate to a general process change to mounting many silicon chips in some way to some substrate? An island of density is a term I heard 15 years ago.
Holden: I don’t think so. With CFX and the increasing number of people in surface-mount technology and pick-and-place equipment around the world jumping into it, they’re going to be able to place those pieces of silicon that are fine-pitched and small at the same speed that they can throw down resistors and capacitors. The only additional step is they have to underfill it, but they’ve been putting down adhesives for a long time.
It will be interesting. The semiconductor companies are hard to predict. What will they do? When it comes to wafer-level packaging or other sessions at conferences, they’re out in the hall and the atrium where it’s standing room only. Papers that talk about the elimination of the interposer and the package and coming directly off the silicon either by panel or wafer lower the overall cost. You have the five-cent chip on the five-dollar package problem.
Johnson: Is there any RF or high-frequency data to discuss before we finish?
Starr: We do have some data on maximum frequency. This was an OEM question specifically, and they’re anticipating a big increase in products that need to operate at higher frequencies.
Carano: With IoT and vehicle-to-vehicle communication, I have customers now building to 77 GHz. The reason they’re building to 77, besides the requirement, is because they can’t do any better than that because the material set that is out there from the laminators is not capable of doing 77 GHz yet. They’re trying to get to 100, but they’re not there yet.
One other regional difference worth noting is in the use of solderable or final finishes. In North America and Europe, you see a lot of ENIG and hot air leveling with the sprinkling of other finishes, including OSP, and silver and immersion tin. Overall, ENIG and hot air leveling are big. In Asia, OSP is the dominant finish because of the type of boards that are made and the end-use applications. ENIPEG is used over there, but it’s a small amount on the substrate side. ENIG is big in terms of square footage. I’m not talking about the money spent on it because it’s just an expensive finish, but in terms of square footage, it’s small compared to OSP. There are some significant regional differences being driven by the end-use application of the board. Where is it going to be used and under what conditions? That drives things like the finish.
Johnson: Thank you all for your time today.
Page 4 of 4Suggested Items
The Evolution of Picosecond Laser Drilling
06/19/2025 | Marcy LaRont, PCB007 MagazineIs it hard to imagine a single laser pulse reduced not only from nanoseconds to picoseconds in its pulse duration, but even to femtoseconds? Well, buckle up because it seems we are there. In this interview, Dr. Stefan Rung, technical director of laser machines at Schmoll Maschinen GmbH, traces the technology trajectory of the laser drill from the CO2 laser to cutting-edge picosecond and hybrid laser drilling systems, highlighting the benefits and limitations of each method, and demonstrating how laser innovations are shaping the future of PCB fabrication.
Day 2: More Cutting-edge Insights at the EIPC Summer Conference
06/18/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) summer conference took place this year in Edinburgh, Scotland, June 3-4. This is the third of three articles on the conference. The other two cover Day 1’s sessions and the opening keynote speech. Below is a recap of the second day’s sessions.
Day 1: Cutting Edge Insights at the EIPC Summer Conference
06/17/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) Summer Conference took place this year in Edinburgh, Scotland, June 3-4. This is the second of three articles on the conference. The other two cover the keynote speeches and Day 2 of the technical conference. Below is a recap of the first day’s sessions.
Preventing Surface Prep Defects and Ensuring Reliability
06/10/2025 | Marcy LaRont, PCB007 MagazineIn printed circuit board (PCB) fabrication, surface preparation is a critical process that ensures strong adhesion, reliable plating, and long-term product performance. Without proper surface treatment, manufacturers may encounter defects such as delamination, poor solder mask adhesion, and plating failures. This article examines key surface preparation techniques, common defects resulting from improper processes, and real-world case studies that illustrate best practices.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.