It’s Only Common Sense: Invest in Yourself—You’re Your Most Important Resource
Dan's Biz Bookshelf: 'Revenge of the Tipping Point'
Marcy's Musings: Engineering Economics
iNEMI Call for Participation Webinar Dec. 12
December 6, 2019 | iNEMIEstimated reading time: 1 minute
Flip chip electronic packages are commonly used to address today’s high-density interconnect needs. However, the formation of small voids (microvoids) can occur in solder-based flip chip joints during the assembly process and these voids tend to grow after multiple reflows. This can be a concern for certain applications that involve high electrical and thermal flux across the flip chip where void formation can have an impact on electromigration in the joint. The presence of a void can accelerate complete open failure due to electromigration.
This project will study voids in flip chip interconnect to determine their location and volume. It will also seek to understand how voiding in 1st level interconnect affects product reliability and what level of voiding is acceptable while maintaining reliability requirements. The project will have two distinct phases:
- Phase 1: Determine recommended inspection capabilities for micro-voids in 1st level interconnect materials
- Phase 2: Determine the relationship between voids and the electrical and mechanical reliability of the assembly
The project is expected to develop technical guidelines regarding acceptable voiding characteristics for flip chip interconnects that can be shared with industry and relevant standards bodies.
The 1st Level Interconnect Void Characterization Project is led by Lee Kor Oon (Intel) as project leader, with Sze Pei Lim (Indium) and Kiyoshi Ooi (Shinko) as co-leaders. Click here for additional project information.
Call-for-Participation Webinars
If you are interested in this project, please join us for one of our call-for-participation webinars. These webinars are open to industry (iNEMI membership is not required). Participants must register in advance. Click on the links below to register. For additional information, please contact Masahiro Tsuriya (m.tsuriya@inemi.org).
Session 1 (APAC)
Date: December 12, 2019
Time: 10:00 a.m. JST (Japan)
9:00 a.m. CST (China)
8:00 p.m. EST (U.S.) on Dec. 11
5:00 p.m. PST (U.S.) on Dec. 11
Session 2 (Americas and EMEA)
Date: December 12, 2019
Time: 7:00 a.m. EST (U.S.)
1:00 p.m. CET (Europe)
8:00 p.m. CST (China)
9:00 p.m. JST (Japan)
Share on:
Suggested Items
Indium Corporation to Showcase Precision Gold Solder Solutions at MEDevice Silicon Valley 2024
11/18/2024 | Indium CorporationIndium Corporation® will feature its high-reliability AuLTRA® MediPro gold solder solutions at MEDevice Silicon Valley, taking place on November 20-21 in Silicon Valley, California. AuLTRA® MediPro is a family of high-performance, precision gold solder solutions for critical medical applications.
AIM to Highlight NC259FPA Ultrafine No Clean Solder Paste at SMTA Silicon Valley Expo & Tech Forum
11/14/2024 | AIMAIM Solder, a leading global manufacturer of solder assembly materials for the electronics industry, is pleased to announce its participation in the upcoming SMTA Silicon Valley Expo & Tech Forum taking place on December 5 at the Fremont Marriott Silicon Valley in Fremont, California.
Data-driven Precision in PCBA Manufacturing
11/13/2024 | Julie Cliche-Dubois, CogiscanThe intricacies involved in electronics manufacturing require more than just expensive equipment and skilled technicians; they necessitate an accurate understanding of the entire production flow, informed and driven by access and visibility to reliable data.
Rehm Thermal Systems Mexico Wins the Mexico Technology Award 2024 in the Category Convection Soldering
11/13/2024 | Rehm Thermal SystemsRehm Thermal Systems Mexico has won the Mexico Technology Award in the category convection soldering with the patented mechatronic curtain for convection soldering systems.
SMTA: Capital Chapter & Connecticut Chapter Joint Technical Webinar
11/12/2024 | SMTAThe SMTA Capital Chapter is co-hosting a free webinar for SMTA members with the SMTA Connecticut Chapter on Tuesday, November 19 at 11:00 a.m. EST.