-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueInventing the Future with SEL
Two years after launching its state-of-the-art PCB facility, SEL shares lessons in vision, execution, and innovation, plus insights from industry icons and technology leaders shaping the future of PCB fabrication.
Sales: From Pitch to PO
From the first cold call to finally receiving that first purchase order, the July PCB007 Magazine breaks down some critical parts of the sales stack. To up your sales game, read on!
The Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
iNEMI Call for Participation Webinar Dec. 12
December 6, 2019 | iNEMIEstimated reading time: 1 minute
Flip chip electronic packages are commonly used to address today’s high-density interconnect needs. However, the formation of small voids (microvoids) can occur in solder-based flip chip joints during the assembly process and these voids tend to grow after multiple reflows. This can be a concern for certain applications that involve high electrical and thermal flux across the flip chip where void formation can have an impact on electromigration in the joint. The presence of a void can accelerate complete open failure due to electromigration.
This project will study voids in flip chip interconnect to determine their location and volume. It will also seek to understand how voiding in 1st level interconnect affects product reliability and what level of voiding is acceptable while maintaining reliability requirements. The project will have two distinct phases:
- Phase 1: Determine recommended inspection capabilities for micro-voids in 1st level interconnect materials
- Phase 2: Determine the relationship between voids and the electrical and mechanical reliability of the assembly
The project is expected to develop technical guidelines regarding acceptable voiding characteristics for flip chip interconnects that can be shared with industry and relevant standards bodies.
The 1st Level Interconnect Void Characterization Project is led by Lee Kor Oon (Intel) as project leader, with Sze Pei Lim (Indium) and Kiyoshi Ooi (Shinko) as co-leaders. Click here for additional project information.
Call-for-Participation Webinars
If you are interested in this project, please join us for one of our call-for-participation webinars. These webinars are open to industry (iNEMI membership is not required). Participants must register in advance. Click on the links below to register. For additional information, please contact Masahiro Tsuriya (m.tsuriya@inemi.org).
Session 1 (APAC)
Date: December 12, 2019
Time: 10:00 a.m. JST (Japan)
9:00 a.m. CST (China)
8:00 p.m. EST (U.S.) on Dec. 11
5:00 p.m. PST (U.S.) on Dec. 11
Session 2 (Americas and EMEA)
Date: December 12, 2019
Time: 7:00 a.m. EST (U.S.)
1:00 p.m. CET (Europe)
8:00 p.m. CST (China)
9:00 p.m. JST (Japan)
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
MacDermid Alpha Presents at SMTA New Delhi, Bangalore Chapter, on Flux–OSP Interaction
09/09/2025 | MacDermid Alpha Electronics SolutionsMacDermid Alpha contributes technical insights on OSP solderability at the Bangalore Chapter, SMTA reinforcing commitment to knowledge-sharing and industry collaboration.
Electra’s ElectraJet EMJ110 Inkjet Soldermask Now in Black & Blue at Sunrise Electronics
09/08/2025 | Electra Polymers LtdFollowing the successful deployment of Electra’s Green EMJ110 Inkjet Soldermask on KLA’s Orbotech Neos™ platform at Sunrise Electronics in Elk Grove Village, Illinois, production has now moved beyond green.
Absolute EMS: The Science of the Perfect Solder Joint
09/05/2025 | Absolute EMS, Inc.Absolute EMS, Inc., a six-time award-winning provider of fast turnaround, turnkey contract electronic manufacturing services (EMS), is drawing attention to the critical role of 3D Solder Paste Inspection (SPI) in ensuring the reliability of both FLEX and rigid printed circuit board assemblies (PCBAs).
Indium Corporation to Highlight High-Reliability Solder Solutions at SMTA Guadalajara Expo
09/04/2025 | Indium CorporationIndium Corporation, a leading materials refiner, smelter, manufacturer, and supplier to the global electronics, semiconductor, thin-film, and thermal management markets, will feature a range of innovative, high-reliability solder products for printed circuit board assembly (PCBA) at the SMTA Guadalajara Expo and Tech Forum, to be held September 17-18 in Guadalajara, Mexico.
Dr. Jennie Hwang to Present on ‘Solder Joint Reliability’ at SMTA International 2025
09/03/2025 | Dr. Jennie HwangDr. Jennie Hwang to address “Solder Joint Reliability” at the 2025 SMTA International Conference on Monday, October 20. Leveraging her decades of extensive real-world experiences and deep knowledge,