-
- News
- Books
Featured Books
- I-Connect007 Magazine
Latest Issues
Current Issue
Beyond the Rulebook
What happens when the rule book is no longer useful, or worse, was never written in the first place? In today’s fast-moving electronics landscape, we’re increasingly asked to design and build what has no precedent, no proven path, and no tidy checklist to follow. This is where “Design for Invention” begins.
March Madness
From the growing role of AI in design tools to the challenge of managing cumulative tolerances, these articles in this issue examine the technical details, design choices, and manufacturing considerations that determine whether a board works as intended.
Looking Forward to APEX EXPO 2026
I-Connect007 Magazine previews APEX EXPO 2026, covering everything from the show floor to the technical conference. For PCB designers, we move past the dreaded auto-router and spotlight AI design tools that actually matter.
- Articles
- Columns
- Links
- Media kit
||| MENU - I-Connect007 Magazine
iNEMI Call for Participation Webinar Dec. 12
December 6, 2019 | iNEMIEstimated reading time: 2 minutes
Flip chip electronic packages are commonly used to address today’s high-density interconnect needs. However, the formation of small voids (microvoids) can occur in solder-based flip chip joints during the assembly process and these voids tend to grow after multiple reflows. This can be a concern for certain applications that involve high electrical and thermal flux across the flip chip where void formation can have an impact on electromigration in the joint. The presence of a void can accelerate complete open failure due to electromigration.
This project will study voids in flip chip interconnect to determine their location and volume. It will also seek to understand how voiding in 1st level interconnect affects product reliability and what level of voiding is acceptable while maintaining reliability requirements. The project will have two distinct phases:
- Phase 1: Determine recommended inspection capabilities for micro-voids in 1st level interconnect materials
- Phase 2: Determine the relationship between voids and the electrical and mechanical reliability of the assembly
The project is expected to develop technical guidelines regarding acceptable voiding characteristics for flip chip interconnects that can be shared with industry and relevant standards bodies.
The 1st Level Interconnect Void Characterization Project is led by Lee Kor Oon (Intel) as project leader, with Sze Pei Lim (Indium) and Kiyoshi Ooi (Shinko) as co-leaders. Click here for additional project information.
Call-for-Participation Webinars
If you are interested in this project, please join us for one of our call-for-participation webinars. These webinars are open to industry (iNEMI membership is not required). Participants must register in advance. Click on the links below to register. For additional information, please contact Masahiro Tsuriya (m.tsuriya@inemi.org).
Session 1 (APAC)
Date: December 12, 2019
Time: 10:00 a.m. JST (Japan)
9:00 a.m. CST (China)
8:00 p.m. EST (U.S.) on Dec. 11
5:00 p.m. PST (U.S.) on Dec. 11
Session 2 (Americas and EMEA)
Date: December 12, 2019
Time: 7:00 a.m. EST (U.S.)
1:00 p.m. CET (Europe)
8:00 p.m. CST (China)
9:00 p.m. JST (Japan)
Testimonial
"Advertising in PCB007 Magazine has been a great way to showcase our bare board testers to the right audience. The I-Connect007 team makes the process smooth and professional. We’re proud to be featured in such a trusted publication."
Klaus Koziol - atgSuggested Items
Indium Experts to Address Data Center Thermal Management and Sintering Standards at SMTA Conference
05/13/2026 | Indium CorporationAs a leading materials provider for the advanced electronic packaging market, Indium Corporation® experts will share their technical insight and knowledge on two critical industry topics—data center thermal management and sintering protocols—at the SMTA Electronics in Harsh Environments Conference, May 19-21, in Amsterdam, Netherlands.
KYZEN to Focus on Aqueous and Stencil Cleaning Solutions at SMTA Juarez Expo and Tech Forum
05/12/2026 | KYZENKYZEN, the global leader in innovative environmentally friendly cleaning chemistries, will exhibit at the SMTA Monterrey Expo & Tech Forum scheduled to take place on Thursday, May 21 at Injectronics Convention Center in Ciudad Juarez, Chihuahua.
Knocking Down the Bone Pile: Precision Milling of Underfilled SMT Components
05/13/2026 | Nash Bell -- Column: Knocking Down the Bone PileUnderfill is a polymeric material used to fill the gap between a printed circuit board and the underside of surface-mount area-array packages such as BGA, QFP, and QFN devices, thereby surrounding and protecting the solder interconnections. This material increases the component's reliability when subjected to mechanical impacts and shocks by distributing forces.
BGA Technology Expands Inspection Capabilities with Creative Electron TruView X-ray System
05/08/2026 | BGA TechnologyBGA Technology, a leading provider of advanced electronics testing and inspection services, has enhanced its inspection capabilities with the addition of a Creative Electron TruView™ Simplex X-ray system at its Holbrook, New York facility.
AQUANOX A4727 and A4625 Lead KYZEN Offerings at SMTA Oregon Expo and Tech Forum
05/06/2026 | KYZENKYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Oregon Expo and Tech Forum scheduled to take place Thursday, May 19 at the Wingspan Event and Conference Center in Hillsboro, Oregon.