Dan’s Biz Bookshelf: ‘Abundance: How We Build a Better Future’
Trouble in Your Tank: In Complex Systems, Design Rules Aren’t Optional
It’s Only Common Sense: The Phone Is Still Your Competitive Advantage
Global Unichip Corporation Uses Cadence Digital Implementation and Signoff Flow to Deliver Advanced-Node Designs for AI and HPC Applications
December 10, 2019 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that Global Unichip Corporation (GUC) successfully deployed the Cadence® digital implementation and signoff flow and delivered advanced-node (N16, N12 and N7) designs for artificial intelligence (AI) and high-performance computing (HPC) applications. Through use of the Cadence Innovus™ Implementation System and the Voltus™ IC Power Integrity Solution, GUC achieved first-pass silicon success and met its GHz performance target for its multi-billion gate designs.
Traditional digital implementation and signoff tools lack the capacity GUC required for their multi-billion gate designs during the implementation and signoff stages. Alternative solutions on the market must be greatly scripted because they don’t offer a shared data model-level integration, requiring more manual work with increased design margins and limited performance. Where the traditional tools fall short, the tightly integrated Cadence solution helped GUC meet power, performance and area (PPA) targets and deliver their large-capacity, advanced designs on time.
The Innovus Implementation System improved the GUC design team’s productivity through its efficient hierarchical partitioning flow, advanced top-level floorplanning and block implementation and closure capabilities. The Voltus IC Power Integrity Solution enabled GUC to accurately analyze the top-level full-chip static/dynamic power, IR drop and electro-migration through its distributed processing capability using innovative extensive parallelism technology. The seamless shared data model-level integration between the Cadence tools provides GUC with an efficient way to close signoff EM-IR issues during block implementation, reducing costly iterations and engineering change orders (ECOs).
“As a leader in ASIC design, we need to deliver highly complex designs to customers quickly, particularly for emerging application areas like AI and HPC,” said Louis Lin, senior vice president of Design Services at GUC. “Through our deep collaboration with Cadence, we deployed their digital implementation and signoff tools quickly and easily, and the Cadence team also provided prompt support to further optimize our delivery cycle time and achieve our PPA targets.”
The Cadence Innovus Implementation System and Voltus IC Power Integrity Solution are part of the broader digital implementation and signoff full flow and provide customers with a faster path to design closure. The tools in the flow support the company’s Intelligent System Design™ strategy, enabling advanced-node system-on-chip (SoC) design excellence for AI and HPC applications.
Share on:
Subscribe
Stay ahead of the technologies shaping the future of electronics with our latest newsletter, Advanced Electronics Packaging Digest. Get expert insights on advanced packaging, materials, and system-level innovation, delivered straight to your inbox.
Subscribe now to stay informed, competitive, and connected.
Suggested Items
Dragonfly Energy Secures Additional Nevada Tech Hub Funding
05/07/2026 | Globe NewswireDragonfly Energy Holdings Corp., an industry leader in energy storage and maker of Battle Born Batteries®, announced it has been selected for a second consecutive round of funding through the Nevada Tech Hub.
Designing Without a Rulebook: When Engineering Becomes Innovation
05/05/2026 | Stephen V. Chavez, Siemens EDAWhat if the very rules that made you successful as a PCB designer are the ones now holding you back? This reminds me of walking the floor and attending sessions at both PCB West 2025 and APEX EXPO 2026, where one common theme stood out: More designs with traditional PCB “best practices” simply don’t apply. It’s not because they’re wrong, but because the problems we’re solving have fundamentally changed. In some cases, those best practices can actually limit performance. This is where PCB design moves beyond optimization and into something far more challenging: designing without a rulebook.
Custom LIDAR Optics Support Mission-Critical Performance
05/05/2026 | PRNewswireMeller Optics, Inc. has introduced custom fabricated LIDAR optics that can be engineered for specific UV to IR transmission requirements featured in airborne, ground, and maritime defense systems.
Trouble in Your Tank: In Complex Systems, Design Rules Aren’t Optional
05/06/2026 | Michael Carano -- Column: Trouble in Your TankThere is no question that the electronics industry, especially in circuit board design and fabrication, advanced packaging, and innovation throughout the value chain, has seen a significant transformation, whether it be in materials, system architecture, HDI and ultra HDI, semiconductors, or chiplets. AI and high-performance computing (HPC) are driving change across several fronts, including material properties, assembly techniques (think hybrid bonding), and power management.
EMI Strengthens Test Capability with Acculogic Flying Probe System
05/04/2026 | Express Manufacturing, Inc.Express Manufacturing, Inc. (EMI), a global electronics manufacturing services (EMS) provider, has added the Acculogic Scorpion 980E Flying Probe Test System to its inspection and test operations, giving the company greater flexibility in how it validates and supports today’s increasingly complex electronics.