Defense Speak Interpreted: Is DARPA Still Around After CHIPS?
Beyond the Board: Orbital High Ground—Why Space Superiority Is Slipping Away
The Government Circuit: Trump’s Trade War Disrupts the Electronics Ecosystem
Compound Photonics Backplane Enables World’s Smallest MicroLED AR Displays
May 5, 2020 | Business WireEstimated reading time: 2 minutes
Compound Photonics US Corporation (CP), a global leader providing compact high-resolution microdisplay solutions for Augmented and Mixed Reality (AR/MR), announces today the wide availability of its high-performance digital backplane to leading microLED developers worldwide for integration into complete microdisplay subsystems.
CP re-engineered its market-ready LCoS backplane technology into an innovative constant current drive configuration for microLED pixels based on its industry-leading 0.26” diagonal (~3 ?m pixel) 1080p display format. microLED developers can accelerate their time to market by bonding their devices to a backplane driven by CP’s field-proven NOVA display drive architecture to enable complete display subsystems meeting critical AR requirements for compactness, optical performance and brightness with high frame rate, low latency and low power consumption.
“Our custom, constant current pixel circuit design provides greater tolerance to forward voltage variation and IR drops in the microLED array resulting in a previously unattainable level of uniformity. It additionally features globally on-the-fly programmable pixel current control that greatly increases the system bandwidth, enabling higher frame rates while maintaining full bit depth,” commented Ian Kyles, CP Vice President of Electrical/Software Engineering. “The backplane also has additional steering pixels beyond its native 2048x1080 resolution to enhance alignment/integration of the display within the optical system.”
MicroLED developers using this backplane can access CP’s monolithic integrated display module (IDM) (7.25 x 15.5 x 3.1 mm) with a low pin count interconnect and a direct MIPI input packaged into a compact subsystem amenable to smaller optical engine size. The IDM integrates CP’s proprietary NOVA drive architecture’s software defined platform to enable customizable frame-by-frame control of video frame rates (up to 240 Hz), bit depth, and other parameters to optimize for low latency, short persistence and low power while maintaining near 100% duty cycle according to type of image content and use case.
Andrew Shih, CP’s Marketing and Business Development Manager continued, “Process integration compatibility is also important, as bonding of the microLED array to the backplane requires a highly planar interface. CP’s backplane wafers feature excellent planarity, a direct benefit from extensive process tuning work to meet earlier LCoS requirements. By partnering with CP, whose backplane technology facilitates both wafer level process integration and a direct path to a complete NOVA-based microdisplay subsystem solution, microLED developers can focus on their core competencies in compound semiconductor photonic device engineering and process development while reducing development time and cost.”
A provisional backplane reference specification is presently available for customer review and CP is currently accepting engagements with leading microLED developers.
Share on:
Suggested Items
July 2025 PCB007 Magazine: Sales—From Pitch to PO
07/18/2025 |Though all parts of a company are essential for holistic success, it is a foundational truth that a company lives and dies by its sales. If there are no sales, the company eventually ceases to exist, or as Henry Ford says, “Nothing happens until someone sells something.” In the July issue of PCB007 Magazine, we break down the sales stack and provide a guide to up your sales game.
Tightening of LPDDR4X Supply Drives Up Prices; Smartphone Brands to Accelerate Adoption of LPDDR5X
07/17/2025 | TrendForceTrendForce’s latest investigations reveal that major Korean and U.S. memory suppliers are expected to significantly reduce or even cease production of LPDDR4X in 2025 and 2026.
Beyond Design: Refining Design Constraints
07/17/2025 | Barry Olney -- Column: Beyond DesignBefore starting any project, it is crucial to develop a thorough plan that encompasses all essential requirements. This ensures that the final product not only aligns with the design concept but is also manufacturable, reliable, and meets performance expectations. High-speed PCB design requires us to not only push technological boundaries but also consider various factors related to higher frequencies, faster transition times, and increased bandwidths during the design process.
Knocking Down the Bone Pile: Addressing End-of-life Component Solderability Issues, Part 4
07/16/2025 | Nash Bell -- Column: Knocking Down the Bone PileIn 1983, the Department of Defense identified that over 40% of military electronic system failures in the field were electrical, with approximately 50% attributed to poor solder connections. Investigations revealed that plated finishes, typically nickel or tin, were porous and non-intermetallic.
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.