Cadence and UMC Certify mmWave Reference Flow on 28HPC+ Process for Advanced RF Designs
July 27, 2020 | Business WireEstimated reading time: 2 minutes

Cadence Design Systems, Inc. and United Microelectronics Corporation, a global semiconductor foundry, announce that the Cadence® millimeter wave (mmWave) reference flow has achieved certification for UMC’s 28HPC+ process technology.
With this certification, mutual Cadence and UMC customers have access to an integrated RF design flow that accelerates time to market. The complete mmWave reference flow, based on UMC’s Foundry Design Kit (FDK), includes an actual demonstration circuit with a highly automated circuit design, layout, signoff and verification flow that provides more seamless design in 28HPC+.
The certified mmWave reference flow supports the Cadence Intelligent System Design™ strategy, which enables customers to achieve SoC design excellence.
High-frequency mmWave RF designs require accurate electromagnetic (EM) extraction and simulation analysis in addition to analog and mixed-signal capabilities. The mmWave reference flow, based on the Cadence Virtuoso® RF solution, brings together the industry-leading schematic capture, layout implementation, parasitic extraction, EM analysis and RF circuit simulation, along with integrated layout versus schematic (LVS) and design rule checking (DRC) in a single flow. This flow also incorporates EM analysis using the Cadence EMX® Planar 3D Simulator and Cadence AWR® AXIEM® 3D Planar EM Analysis into the trusted Virtuoso and Spectre® platforms, providing a high level of automation and the ability to analyze performance of RF circuits pre- and post-silicon.
The certified mmWave reference flow includes:
- Design capture and simulation via the Virtuoso Schematic Editor, Virtuoso ADE Explorer and Assembler, Spectre X Simulator, Spectre AMS Designer and the Spectre RF Option
- Layout implementation via the Virtuoso Layout Suite and Physical Verification System (PVS)
- Parasitic extraction of transistor-level interconnects via the Quantus™ Extraction Solution
- Electromagnetic analysis of interconnects across transistors including passive RF structures via the EMX or AWR AXIEM 3D Planar simulators
“Through our collaboration with UMC, our mutual customers can now take advantage of the most advanced features within the industry-leading Virtuoso and Spectre platforms while leveraging our EMX and AWR AXIEM integrated EM solvers for designing 5G, IoT and automotive applications,” said KT Moore, vice president, product management in the Custom IC & PCB Group at Cadence. “This flow allows engineers using the UMC 28HPC+ process technology to more accurately predict circuit performance in silicon, which is critical for meeting productivity and time-to-market goals.”
With its AEC Q100 automotive grade-1 platform solution, UMC's production-proven 28HPC+ solution is able to serve a complete range of applications, from digital to mmWave. 28HPC+ utilizes a high-performance High-k/Metal Gate stack, and UMC further extends its SPICE model coverage to 110GHz for mmWave in order to serve mobile phone, automotive/industrial radar and 5G FWA/CPE applications. Customers can leverage UMC's mmWave FDK to design a transceiver IC, or integrate the foundry’s well-established digital and analog IP to accelerate their mmWave SoC design.
“We’ve developed a comprehensive mmWave reference flow with Cadence that utilizes their comprehensive RF design flow in conjunction with a UMC foundry kit so engineers can create accurate, innovative designs using our 28HPC+ process technology,” said T.H. Lin, director of IP Development and Design Support at UMC. “Leveraging the flow capabilities and the familiar Virtuoso design environment, customers can minimize iterations and deliver designs based on our 28nm technology much more efficiently.”
Testimonial
"Our marketing partnership with I-Connect007 is already delivering. Just a day after our press release went live, we received a direct inquiry about our updated products!"
Rachael Temple - AlltematedSuggested Items
Cadence Giving Foundation Announces Multi-Year Commitment to Expand the AI Hub at San José State University
10/13/2025 | Cadence Design Systems, Inc.The Cadence Giving Foundation today announced a multi-year commitment to expand the AI Hub at San José State University (SJSU) to equip students with the skills, hands-on training and experience needed to excel in careers in artificial intelligence (AI).
NEDME Returns October 22 — The Northwest’s Premier Design & Manufacturing Expo
10/13/2025 | NEDMEThe Northwest Electronics Design & Manufacturing Expo (NEDME) returns on Wednesday, October 22, 2025, at Wingspan Event & Conference Center, Hillsboro. The event brings together engineers, product designers, manufacturers, educators, and community partners for a full day of industry connection, learning, and networking.
Sumitomo Riko Boosts Automotive Design Efficiency 10x with Ansys AI Simulation Technology
10/13/2025 | SynopsysSumitomo Riko is implementing Ansys, part of Synopsys, Inc. AI technology to accelerate time-to-solution and improve efficiency during the design and manufacturing of automotive components.
Si2 Names NVIDIA, Synopsys Technologists to Lead New LLM Benchmarking Coalition
10/10/2025 | BUSINESS WIREThe Silicon Integration Initiative today announced the chair and vice chair of the Si2 Large Language Model Benchmarking Coalition (LBC), a collaborative industry initiative and standards body advancing AI for silicon design and verification that will expedite the development of high-quality large language models for semiconductor design problems.
Quilter Secures $25M Series B to Eliminate Manual PCB Design with Physics-Driven AI
10/09/2025 | BUSINESS WIREQuilter, the first and only company to publicly demonstrate fully autonomous PCB layout through physics-driven AI, announced $25 million in Series B funding led by Index Ventures.