American Made Advocacy: Reshoring—About Trust, Not Just Geography
Defense Speak Interpreted: It’s Time for a ‘Defense-Speak’ Update
Beyond the Board: The Future of Innovation—Why the Electronics Industry Needs You
Ansys Receives TSMC OIP Ecosystem Forum Customers' Choice Award for 5G Millimeter Wave Chip Analysis Solution Paper
March 19, 2021 | PRNewswireEstimated reading time: 1 minute
Ansys received the Customers' Choice Award for a technical paper presented at TSMC 2020 North America Open Innovation Platform® (OIP) Ecosystem Forum. Within the paper, Ansys provided a roadmap for adding new technology to the Ansys® Totem™ RF design solution to address challenges in next-generation communication technologies beyond 5G, enabling customer success. The paper won the award based on the popular vote by conference attendees and can be downloaded on TSMC.com.
Transitioning to 5G millimeter wave wireless communication requires massive integration of RF components into digital SoCs (System-on-Chip). RF devices consume significant power and the resulting electromigration and self-heating challenges significantly impact the efficiency, cost and reliability of high-speed designs, which must be comprehensively addressed. Ansys enhanced Totem's capabilities to address the needs of 5G and high-speed RF designers.
Ansys' paper, titled "Electromigration and Self-Heat Analysis on RF Devices for mmWave Designs," details how Totem empowers 5G and high-speed RF designers to conduct electromigration and self-heat analysis. The Totem electromigration flow was demonstrated on an RF block using TSMC 16nm process technology and has been validated by TSMC.
"As a valued partner, Ansys provides leading design solutions that enable our mutual customers to take advantage of TSMC's latest process technologies," said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. "We are pleased to congratulate Ansys as the winner of this Customers' Choice Award and look forward to our continued collaboration with Ansys to address future complex challenges for designing next-generation silicon technologies."
"Together with TSMC, Ansys continues to help engineers overcome significant hurdles for designing 5G and high-speed RF chips," said John Lee, vice president and general manager at Ansys. "Receiving this prestigious award from TSMC for the second time in three years is a testament to the impact our industry-leading simulation solutions have made on the design community and we intend to deepen our collaboration with TSMC to solve more challenges in the near future."
Share on:
Suggested Items
Bridging the Gap Between PCB Designers and Fabricators
04/03/2025 | Stephen V. Chavez, Siemens EDAWith today’s advanced EDA tools, designing complex PCBs in the virtual world does not necessarily mean they can be built in the real world. This makes the relationship between a PCB designer and a fabricator pivotal to the success of a project. In keeping with solid design for manufacturing (DFM) practices, clear and frequent communication is needed to dial and lock in design constraints that meet expectations while addressing manufacturing concerns.
IPC APEX EXPO Newcomer: Faith DeSaulnier of TTM Technologies
04/03/2025 | I-Connect007 Editorial TeamDuring the Newcomer’s Welcome Reception at IPC APEX EXPO, the I-Connect Editorial Team spoke with several first-time attendees. The following is our interview with Faith DeSaulnier, a process engineer based at TTM Technologies’ facility in Forest Grove, Oregon.
Ansys Semiconductor Solutions Certified by TSMC for Reliable, Accurate Analysis of Evolving Chip Designs
04/03/2025 | PRNewswireAnsys announced that PathFinder-SC is certified as a new ESD analysis solution for customers designing with TSMC's N2 silicon process technology. PathFinder-SC delivers a novel verification solution that provides superior capacity and performance, easily accommodating large designs in the cloud.
Real Time with... IPC APEX EXPO 2025: Insights into PCB Design and Manufacturing with Polar Instruments
04/03/2025 | Real Time with...IPC APEX EXPOErik Bateham discusses Polar's latest book, which enhances insights for PCB designers and manufacturers. The book, "The Designer's Guide to... More Secrets of High-Speed PCBs," features a guest chapter on 2D via design modeling. Erik highlights the industry's shift towards UHDI and the challenges in measuring at micron levels.
Connect the Dots: Stop Killing Your Yield—The Hidden Cost of Design Oversights
04/03/2025 | Matt Stevenson -- Column: Connect the DotsI’ve been in this industry long enough to recognize red flags in PCB designs. When designers send over PCBs that look great on the computer screen but have hidden flaws, it can lead to manufacturing problems. I have seen this happen too often: manufacturing delays, yield losses, and designers asking, “Why didn’t anyone tell me sooner?” Here’s the thing: Minor design improvements can greatly impact manufacturing yield, and design oversights can lead to expensive bottlenecks. Here’s how to find the hidden flaws in a design and avoid disaster.