The Government Circuit: News on Defense Electronics, Europe, and Sustainability
American Made Advocacy: Taking the Fight to Capitol Hill
Defense Speak Interpreted: SWaPing Nanosatellites for Defense Systems
IPC-2581 Revision C: Complete Build Intent for Rigid-Flex
April 30, 2021 | Ed Acheson, Cadence Design SystemsEstimated reading time: 1 minute
With the current design transfer formats, rigid-flex designers face a hand-off conundrum. You know the situation: My rigid-flex design is done so now it is time to get this built and into the product. Reviewing the documentation reveals that there are tables to define the different stackup definitions used in the design. The cross-references for the different zones to areas of the design are all there, I think. The last time a zone definition was missed, we caused a costly mistake.
Continuing to review the design documents, I verify that the bend locations are defined with information about the radius of the bends with a detail about how the final product looks when all bending is complete, ensuring that the folds are made in the correct order. I hope all information is contained in the documentation, and there will be no calls from the fabricator delaying the product. With all these documents and details left open to interpretation, there must be a way to send this data more intelligently.
Enter IPC-2581 Revision C
There is a way to transfer this data digitally, reducing the need for various forms of drawing details in a document. The new IPC-2581 Revision C format eliminates the need to manually—and painstakingly—create these details in a fabrication drawing. It uses the design data to explicitly define the multiple aspects of a rigid-flex design. How? Let’s look at how some of the details are sent digitally.
First, let’s look at stackup and general board structure. In the design tool, the different stackup details are created, with one or more rigid stackup definitions (8-layer vs. 4-layer, etc.) as well as several flex stackup structures (1 or 2 copper layers, etc.). In my design database a boundary is defined and the stackup data is assigned to those boundaries. This data is then placed into the IPC-2581C format containing the links of each stackup to each boundary association. These are known in IPC-2581 terms as stackup groups assigned to stackup zones. A by-product of these connections is the ability to define the outline profile for each copper and dielectric layer, a key tool for the fabricator.
To read this entire article, which appeared in the March 2021 issue of Design007 Magazine, click here.
Share on:
Suggested Items
Unlocking Advanced Circuitry Through Liquid Metal Ink
10/31/2024 | I-Connect007 Editorial TeamPCB UHDI technologist John Johnson of American Standard Circuits discusses the evolving landscape of electronics manufacturing and the critical role of innovation, specifically liquid metal ink technology, as an alternate process to traditional metallization in PCB fabrication to achieve ever finer features and tighter tolerances. The discussion highlights the benefits of reliability, efficiency, and yields as a tradeoff to any increased cost to run the process. As this technology becomes better understood and accepted, even sought out by customers and designers, John says there is a move toward mainstream incorporation.
Fresh PCB Concepts: The Critical Nature of Copper Thickness on PCBs
10/31/2024 | Team NCAB -- Column: Fresh PCB ConceptsPCBs are the backbone of modern electronics and the copper layers within these boards serve as the primary pathways for electrical signals. When designing and manufacturing PCBs, copper thickness is one of the most critical factors and significantly affects the board’s performance and durability. The IPC-6012F specification, the industry standard for the performance and qualification of rigid PCBs, sets clear guidelines on copper thickness to ensure reliability in different environments and applications.
Book Excerpt: The Printed Circuit Designer’s Guide to... DFM Essentials, Ch. 1
10/25/2024 | I-Connect007The guidelines offered in this book are based on both ASC recommendations and IPC standards with the understanding that some may require adjustment based on the material set, fabricator processes, and other design constraints. This chapter details high-frequency materials, copper foil types, metal core PCBs, and the benefits of embedded capacitance and resistor materials in multilayer PCBs.
The Cost-Benefit Analysis of Direct Metallization
10/21/2024 | Carmichael Gugliotti, MacDermid AlphaCarmichael Gugliotti of MacDermid Alpha discusses the innovative realm of direct metallization technology, its numerous applications, and significant advantages over traditional processes. Carmichael offers an in-depth look at how direct metallization, through developments such as Blackhole and Shadow, is revolutionizing PCB manufacturing by enhancing efficiency, sustainability, and cost-effectiveness. From its origins in the 1980s to its application in cutting-edge, high-density interconnects and its pivotal role in sustainability, this discussion sheds light on how direct metallization shapes the future of PCB manufacturing across various industries, including automotive, consumer electronics, and beyond.
Connect the Dots: Designing for Reality—Pattern Plating
10/16/2024 | Matt Stevenson -- Column: Connect the DotsIn the previous episode of I-Connect007’s On the Line with… podcast, we painted the picture of the outer layer imaging process. Now we are ready for pattern plating, where fabrication can get tricky. The board is now ready to receive the copper traces, pads, and other elements specified in the original CAD design. This article will lay out the pattern plating process and discuss constraints in the chemistries that must be properly managed to meet the customer's exacting manufacturing tolerances.