Cadence Accelerates Development of Mobile, Automotive and Hyperscale Systems
September 23, 2021 | Cadence Design Systems, Inc.Estimated reading time: 3 minutes
Cadence Design Systems, Inc. announced the Cadence® Helium™ Virtual and Hybrid Studio, a platform that accelerates the creation of virtual and hybrid prototypes of complex systems. The Helium Studio enables early software bring-up for hardware-software co-verification and co-debug, provides comprehensive support for platform assembly, enables the creation and debug of virtual models and offers a rich library of pre-built virtual models and hybrid adapters. Using the system, verification with a virtual or hybrid model of the SoC is not just orders of magnitude faster than verification with a pure RTL model, it enables early software bring-up before the RTL is available.
Architected to natively integrate with the Cadence verification engines, including the Palladium™ Z2 Enterprise Emulation Platform, the Protium™ X2 Enterprise Prototyping Platform and Xcelium™ Logic Simulator, the new Helium Studio accelerates system development by verifying embedded software/firmware on pure virtual and hybrid configurations even when the RTL is not ready.
Engineers creating next-generation designs, including for mobile, automotive and hyperscale computing applications, need to validate software on a pre-silicon platform to ensure design success and to meet time-to-market schedules. The Helium Studio allows designers to build high-quality virtual and hybrid SoC models. Through the native integration of the runtime software engine with the Helium Studio, the Palladium Z2 platform and the Protium X2 platform, the Helium Studio provides software developers with a uniform debug experience from virtual model to RTL. The Helium Studio features:
Virtual studio: The system allows GUI-based platform assembly for quick and correct-by-construction platform creation, enabling early software bring-up. Once the platform is assembled, the virtual studio can be used to execute and debug the software stack and the hardware design.
Hybrid studio: The system allows designers to create hybrid configurations quickly using a rich library of hybrid adapters, transactors and smart memory that optimize communication channels for maximum throughput and are natively integrated in the Palladium and Protium platforms. The new gearshift technology allows users to hot-swap their software bring-up from virtual to RTL, providing high speed when it is needed and high accuracy on the RTL engines when necessary.
Virtual model library: The system offers a comprehensive virtual model library featuring the latest Arm® technology model portfolio, which includes support for Armv9-A, in which designers can access multiple reference and starter virtual and hybrid platforms that are ready to boot on the latest Linux and Android operating systems, accelerating bring-up time for new platforms.
Embedded software debug: The system offers uniform and comprehensive multi-core, multi-process debug of embedded software, allowing designers to have greater control and visibility into the software through use of a single debugger that works with software running on virtual platforms and RTL platforms simultaneously. The native integration of the software engine with the virtual and RTL runtime engines enables synchronized hardware-software debug.
“Validating embedded software concurrently with RTL and earlier in the development process is critical to ensuring the success of next-generation mobile, automotive and hyperscale SoC designs,” said Paul Cunningham, senior vice president and general manager of the System & Verification Group at Cadence. “Our new Helium Studio takes advantage of our best-in-class verification engines, including the Palladium and Protium dynamic duo, to enable fast software development and benchmarking for power and performance validation. This new system provides designers with a unified platform that accelerates overall verification throughput.”
The new Helium Virtual and Hybrid Studio is part of the broader Cadence verification full flow, which includes Palladium Z2 emulation, Protium X2 prototyping, Xcelium simulation, the JasperGold® Formal Verification Platform, and the vManager™ Verification Management Platform. The Cadence verification full flow delivers the highest verification throughput of bugs per dollar invested per day of the schedule. The Helium Studio and verification full flow support the company’s Intelligent System Design™ strategy, enabling system innovation.
Suggested Items
Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
06/05/2025 | Cadence Design Systems, Inc.Cadence announced IP, design solution, and expert design services for software and Systems-on-Chip (SoCs) based on Arm® Zena™ Compute Subsystems (CSS), Arm’s first-generation CSS for automotive.
Cadence, AVCC to Advance Physical AI Innovations for Autonomous Vehicles
05/12/2025 | Cadence Design SystemsCadence has joined the Autonomous Vehicle Computing Consortium (AVCC), marking a significant step forward in Cadence's commitment to advancing autonomous vehicle technology for the physical AI era by working with industry leaders to define high-performance computing (HPC) and safety solutions for next-generation autonomous vehicle systems.
Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
05/01/2025 | Cadence Design SystemsCadence announced a significant expansion of its portfolio of design IP optimized for Intel 18A and Intel 18A-P technologies and certification of Cadence® digital and analog/custom design solutions for the latest Intel 18A process design kit (PDK).
Cadence Reports Q1 2025 Financial Results
04/29/2025 | Cadence Design SystemsQuarter-end backlog was $6.4 billion and current remaining performance obligations ("cRPO"), contract revenue expected to be recognized as revenue in the next 12 months, was $3.2 billion
Cadence Enables Next-Gen AI and HPC Systems with Industry’s Fastest HBM4 12.8Gbps IP Memory System Solution
04/21/2025 | Cadence Design SystemsCadence announced the industry’s fastest HBM4 12.8Gbps memory IP solution, which meets the increasingly higher memory bandwidth needs of SoCs targeted for the next generation of AI training and HPC hardware systems.