Cadence Accelerates Development of Mobile, Automotive and Hyperscale Systems
September 23, 2021 | Cadence Design Systems, Inc.Estimated reading time: 3 minutes
Cadence Design Systems, Inc. announced the Cadence® Helium™ Virtual and Hybrid Studio, a platform that accelerates the creation of virtual and hybrid prototypes of complex systems. The Helium Studio enables early software bring-up for hardware-software co-verification and co-debug, provides comprehensive support for platform assembly, enables the creation and debug of virtual models and offers a rich library of pre-built virtual models and hybrid adapters. Using the system, verification with a virtual or hybrid model of the SoC is not just orders of magnitude faster than verification with a pure RTL model, it enables early software bring-up before the RTL is available.
Architected to natively integrate with the Cadence verification engines, including the Palladium™ Z2 Enterprise Emulation Platform, the Protium™ X2 Enterprise Prototyping Platform and Xcelium™ Logic Simulator, the new Helium Studio accelerates system development by verifying embedded software/firmware on pure virtual and hybrid configurations even when the RTL is not ready.
Engineers creating next-generation designs, including for mobile, automotive and hyperscale computing applications, need to validate software on a pre-silicon platform to ensure design success and to meet time-to-market schedules. The Helium Studio allows designers to build high-quality virtual and hybrid SoC models. Through the native integration of the runtime software engine with the Helium Studio, the Palladium Z2 platform and the Protium X2 platform, the Helium Studio provides software developers with a uniform debug experience from virtual model to RTL. The Helium Studio features:
Virtual studio: The system allows GUI-based platform assembly for quick and correct-by-construction platform creation, enabling early software bring-up. Once the platform is assembled, the virtual studio can be used to execute and debug the software stack and the hardware design.
Hybrid studio: The system allows designers to create hybrid configurations quickly using a rich library of hybrid adapters, transactors and smart memory that optimize communication channels for maximum throughput and are natively integrated in the Palladium and Protium platforms. The new gearshift technology allows users to hot-swap their software bring-up from virtual to RTL, providing high speed when it is needed and high accuracy on the RTL engines when necessary.
Virtual model library: The system offers a comprehensive virtual model library featuring the latest Arm® technology model portfolio, which includes support for Armv9-A, in which designers can access multiple reference and starter virtual and hybrid platforms that are ready to boot on the latest Linux and Android operating systems, accelerating bring-up time for new platforms.
Embedded software debug: The system offers uniform and comprehensive multi-core, multi-process debug of embedded software, allowing designers to have greater control and visibility into the software through use of a single debugger that works with software running on virtual platforms and RTL platforms simultaneously. The native integration of the software engine with the virtual and RTL runtime engines enables synchronized hardware-software debug.
“Validating embedded software concurrently with RTL and earlier in the development process is critical to ensuring the success of next-generation mobile, automotive and hyperscale SoC designs,” said Paul Cunningham, senior vice president and general manager of the System & Verification Group at Cadence. “Our new Helium Studio takes advantage of our best-in-class verification engines, including the Palladium and Protium dynamic duo, to enable fast software development and benchmarking for power and performance validation. This new system provides designers with a unified platform that accelerates overall verification throughput.”
The new Helium Virtual and Hybrid Studio is part of the broader Cadence verification full flow, which includes Palladium Z2 emulation, Protium X2 prototyping, Xcelium simulation, the JasperGold® Formal Verification Platform, and the vManager™ Verification Management Platform. The Cadence verification full flow delivers the highest verification throughput of bugs per dollar invested per day of the schedule. The Helium Studio and verification full flow support the company’s Intelligent System Design™ strategy, enabling system innovation.
Testimonial
"Our marketing partnership with I-Connect007 is already delivering. Just a day after our press release went live, we received a direct inquiry about our updated products!"
Rachael Temple - AlltematedSuggested Items
MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout
08/22/2025 | Cadence Design SystemsMorgan State University (MSU) recently received an Apple Innovation Grant, designed to support engineering schools as they develop their silicon and hardware technologies. The New Silicon Initiative (NSI) is designed to inspire and prepare students for careers in hardware engineering, computer architecture, and silicon chip design.
Cadence Accelerates Development of Billion-Gate AI Designs with Innovative Power Analysis Technology Built on NVIDIA
08/18/2025 | Cadence Design SystemsCadence announced a significant leap forward in the power analysis of pre-silicon designs through its close collaboration with NVIDIA. Leveraging the advanced capabilities of the Cadence® Palladium® Z3 Enterprise Emulation Platform, utilizing the new Cadence Dynamic Power Analysis (DPA) App,
Cadence Reports Q2 2025 Financial Results
07/29/2025 | Cadence Design SystemsCadence announced results for the second quarter of 2025, revenue of $1.275 billion, compared to revenue of $1.061 billion in Q2 2024.
Cadence Introduces Industry-First LPDDR6/5X 14.4Gbps Memory IP to Power Next-Generation AI Infrastructure
07/10/2025 | Cadence Design SystemsCadence announced the tapeout of the industry’s first LPDDR6/5X memory IP system solution optimized to operate at 14.4Gbps, up to 50% faster than the previous generation of LPDDR DRAM.
Cadence AI Autorouter May Transform the Landscape
06/19/2025 | Andy Shaughnessy, Design007 MagazinePatrick Davis, product management director with Cadence Design Systems, discusses advancements in autorouting technology, including AI. He emphasizes a holistic approach that enhances placement and power distribution before routing. He points out that younger engineers seem more likely to embrace autorouting, while the veteran designers are still wary of giving up too much control. Will AI help autorouters finally gain industry-wide acceptance?