Facing the Future: Challenges and Opportunities in Reshoring PCB Manufacturing
It’s Only Common Sense: Stop Chasing New Customers and Start Keeping the Ones You Have
Driving Innovation: Inner Layer Alignment Methods in PCB Production
Cadence Palladium Z2 Enterprise Emulation Platform Accelerates Microchip’s Data Center Solutions SoC Development
January 20, 2022 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced that Microchip has deployed the Cadence Palladium Z2 Enterprise Emulation Platform for the development of their next generation ASIC products targeting high performance and scalable SoC solutions for data centers. The Palladium Z2 platform provided Microchip with 2X better emulation capacity, enabling more simultaneous users and 1.5X greater performance gains versus the previous generation emulator while maintaining full compatibility with existing emulation setups and use models.
The Palladium Z2 platform provides an early model of the ASIC for Microchip’s software and firmware development teams, which is essential to meeting their goal of successful first-pass silicon and software integration. Leveraging the congruency of the Palladium and Cadence Protium™ Enterprise Prototyping databases, Microchip saved several weeks of FPGA prototyping bring-up and hardware and software integration debugging time. In addition to providing the same RTL databases, the Palladium and Protium dynamic duo offers design environments that share the same in-circuit and virtual interfaces, making the debug process completely seamless and transparent to software and hardware engineers.
“At Microchip, we develop highly complex and secure SOC solutions for leading cloud data center providers that require robust verification platforms that can easily handle our multi-chip systems,” said Riad Ben-Mouhoub, senior technical staff engineer at Microchip. “The common compile flow offered by the Palladium and Protium dynamic duo, combined with unified peripherals, allows us to distribute verification workloads freely between the two platforms. With the new Palladium Z2 platform, the 2X higher gate capacity and 1.5X faster runtime performance allowed us to implement our largest multi-chip systems efficiently to meet our challenging time-to-market and quality requirements. Our migration from the Palladium Z1 platform to the Palladium Z2 platform was extremely smooth and only required a recompilation of our current databases.”
The Palladium Z2 Enterprise Emulation Platform and Protium X2 Enterprise Prototyping system are part of the Cadence verification full flow and support the company’s Intelligent System Design™ strategy. The Cadence verification full flow is comprised of core engines and verification fabric technologies that increase verification throughput and design quality, fulfilling verification requirements for a wide variety of applications and vertical segments.
Share on:
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
EnSilica Establishes New EU Mixed-Signal Design Centre in Budapest, Hungary
08/12/2025 | EnSilicaThe facility strengthens EnSilica’s presence in the European Union and taps into Budapest’s deep technology ecosystem, which hosts numerous leading automotive and industrial multinationals. This expansion will increase the Group’s global headcount to around 210 employees.
The Shaughnessy Report: A Plan for Floor Planning
08/11/2025 | Andy Shaughnessy -- Column: The Shaughnessy ReportMost of the time, we cover topics that designers say are giving them trouble. But designers don’t usually cite floor planning as one of their bigger challenges. No, it’s the fabricators who say that floor planning is an ongoing problem for their designer brethren, usually after having to put yet another job on hold.
Curtiss-Wright Selected by Rheinmetall to Provide Turret Drive Stabilization System for the KF51 Panther Main Battle Tank
08/11/2025 | BUSINESS WIRECurtiss-Wright announced it has been selected by Rheinmetall Landsysteme Germany (RLS) to provide its modular turret drive stabilization system (TDSS) technology in support of the KF51 Panther Main Battle Tank (MBT).
Global Excellence in PCB Design: The Global Electronics Association Expands to Italy
08/07/2025 | Global Electronics AssociationIn today's rapidly evolving electronics industry, printed circuit boards (PCBs) serve as the critical backbone influencing the success, reliability, and time-to-market of countless products. Recognizing this essential role, the Global Electronics Association (formerly IPC), a worldwide leader in electronics standards, certification, and education, is now expanding its internationally acclaimed PCB design training to Italy.
Getting Our ‘Fil’ of Design Constraint Techniques
08/07/2025 | Andy Shaughnessy, Design007 MagazineFilbert Arzola is a principal electrical engineer at Raytheon SAS and an instructor who teaches one of the few classes (that I know of) that focuses on setting design constraints. I asked Fil to share his thoughts on design constraints: the factors involved, the various trade-offs, and his best practices for optimizing constraints for your particular design. As Fil says, “Everything about a PCB is a constraint.”