Getting Our ‘Fil’ of Design Constraint Techniques
August 7, 2025 | Andy Shaughnessy, Design007 MagazineEstimated reading time: 1 minute

Setting design constraints is one of the most critical parts of the PCB design process. The PCB designer must balance performance, manufacturability, and cost while addressing issues such as component function, signal integrity, thermal management, and EDA tool idiosyncrasies.
Filbert Arzola is a principal electrical engineer at Raytheon SAS and an instructor who teaches one of the few classes (that I know of) that focuses on setting design constraints. I asked Fil to share his thoughts on design constraints: the factors involved, the various trade-offs, and his best practices for optimizing constraints for your particular design. As Fil says, “Everything about a PCB is a constraint.”
What sort of pre-layout analysis should be performed before you begin setting constraints?
Filbert Arzola: When starting a new PCB board design, one must set up initial routing and clearance constraint settings to enable a good start to engineer your board design. However, one must first review and settle on the initial mechanical model that will house your board design. I highly advise every PCB board engineer to fully understand and confirm the mechanical aspects of the housing, including the outline, the amount and size of the mounting hole clearances, the type and size of the bolt and washer hardware, and most of all, if there are any 3D interferences. A nice DXF file that details all this information completes the electronic model to pre-analyze the mechanical aspect of the board design. One must understand why we constrain our designs and what doing so will give us in return. Having a solid, well-designed, and engineered mechanical model is a must to constrain a successful PCB model database.
To continue reading this interview, which originally appeared in the July 2025 issue of Design007 Magazine, click here.
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Mouser Electronics Celebrates Its 2025 Best-in-Class Award Winners
10/01/2025 | BUSINESS WIREMouser Electronics, Inc., the New Product Introduction (NPI) leader™ empowering innovation, is pleased to announce the 2025 recipients of the Mouser Best-in-Class Awards.
Elementary Mr. Watson: Chasing Checkmarks, Not Signal Integrity
10/01/2025 | John Watson -- Column: Elementary, Mr. WatsonFor the September 2025 issue of Design007 Magazine on signal integrity, I explored how the PCB is similar to a military obstacle course: walls that sap energy like impedance mismatches, barbed wire that cuts like crosstalk, and mud pits that drag a signal down like attenuation. The takeaway was clear that a PCB is not a flat drawing; it's an electromagnetic ecosystem filled with hazards that test every signal that dares to cross it. The real danger lies not in the obstacles themselves, but in the fact that many designers never see them.
Target Condition: Rethinking the PCB Stackup Recipe
10/01/2025 | Kelly Dack -- Column: Target ConditionMarie Antoinette is attributed with saying, “Let them eat cake,” but historians now agree she likely never said it. It was probably revolutionary propaganda to paint her as out of touch with the starving masses. Yet, the phrase still lingers, and oddly enough, it applies to the world of PCB design.
Siemens, ASE Collaborate on Workflows for ASE’s VIPack Advanced Packaging Platform
09/25/2025 | SiemensSiemens Digital Industries Software announced that it is collaborating with Advanced Semiconductor Engineering, Inc. (ASE), the leading global provider of semiconductor manufacturing services in assembly and test, to develop 3Dblox-based workflows for the ASE VIPack™ platform using Siemens’ Innovator3D IC™ solution, which is fully certified for the 3Dblox standard..
Cadence, TSMC Team on AI-Driven Flows and IP for Advanced Nodes, 3DFabric
09/25/2025 | BUSINESS WIRECadence announced major advancements in chip design automation and IP, driven by its long-standing relationship with TSMC to develop advanced design infrastructure and accelerate time to market, for AI and HPC customer applications.