Cadence EDA Solutions, IP Optimized for Intel Process and Packaging Technologies
February 8, 2022 | Cadence Design Systems, Inc.Estimated reading time: 1 minute

Cadence Design Systems, Inc. announced it has joined the new Intel Foundry Services (IFS) Ecosystem Alliance to support mutual customers with the development and delivery of innovative system-on-chip (SoC) designs. As a member of the alliance, Cadence is advancing adoption of Intel process and packaging technologies and Cadence state-of-the-art digital, custom/analog, verification and advanced IC packaging EDA solutions, along with Cadence Design, Verification and Tensilica IP. Using Intel and Cadence technologies, customers can accelerate time to market while reducing design barriers, risk and costs.
There are several benefits to joining the IFS Ecosystem Alliance. Cadence will have early access to process and advanced IC packaging roadmaps, process design kits (PDKs) and technical training. This allows the Cadence R&D teams to fine-tune EDA tools and IP for the Intel portfolio of process and packaging technologies so customers can meet power, performance and area (PPA) requirements.
“We’re collaborating with world-leading partners like Cadence to ensure our customers have access to a robust, comprehensive design ecosystem, process technologies, advanced packaging technologies and manufacturing capabilities,” said Dr. Randhir Thakur, president of IFS. “Cadence is constantly developing new solutions and IP to stay in front of customer demands, making them a critical ecosystem partner that aligns with our mission to address the growing global demand for chips with breakthrough SoC design technologies.”
“By joining the IFS Ecosystem Alliance, we’re demonstrating our commitment to ensuring that customers can quickly become proficient using Cadence solutions and IP supporting Intel process and packaging technologies,” said Dr. Anirudh Devgan, president and CEO of Cadence. “Our customers are under extreme pressure to deliver power-efficient and performance-optimized SoCs, and the Cadence and IFS collaboration lets our customers innovate with confidence.”
Cadence tools and IP support the company’s Intelligent System Design strategy, which enables customers to achieve SoC design excellence.
Suggested Items
Real Time with... IPC APEX EXPO 2025: Aster–Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.
Real Time with... IPC APEX EXPO 2025: Emerging Trends in Design and Technology
04/16/2025 | Real Time with...IPC APEX EXPOAndy Shaughnessy speaks with IPC design instructor Kris Moyer to discuss emerging design trends. They cover UHDI technology, 3D printing, and optical data transmission, emphasizing the importance of a skilled workforce. The role of AI in design is highlighted, along with the need for understanding physics and mechanics as designs become more complex. The conversation concludes with a focus on enhancing math skills for better signal integrity.
Electronic System Design Industry Posts $4.9 Billion in Revenue in Q4 2024
04/15/2025 | SEMIElectronic System Design (ESD) industry revenue increased 11% to $4,927.3 million in the fourth quarter of 2024 from the $4440.9 million reported in the fourth quarter of 2023, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Connect the Dots: Involving Manufacturers Earlier Prevents Downstream Issues
04/17/2025 | Matt Stevenson -- Column: Connect the DotsIf you have read any of my earlier columns, you know I am passionate about helping designers design for the reality of manufacturing. Designing for manufacturability (DFM) is a team sport. DFM is a design process that looks forward to the manufacturing process and integrates with it so that manufacturing requirements and capabilities can be accurately reflected in the design work.
Global PCB Connections: The Next Wave of HDI PCBs– How Design Engineers Can Stay Ahead
04/17/2025 | Jerome Larez -- Column: Global PCB ConnectionsHigh density interconnect (HDI) printed circuit boards have come a long way from their origins as a niche technology for miniaturized applications. Today, HDI PCBs are at the forefront of innovation, driven by an insatiable demand for faster, smaller, and more powerful electronic devices. As consumer electronics, 5G infrastructure, and AI-driven systems advance, design engineers must stay ahead of the curve to ensure their PCB designs meet evolving industry demands.