Dan’s Biz Bookshelf: 'This Is Strategy: Make Better Plans'
The Chemical Connection: Reducing Defects in Circuit Board Production
It’s Only Common Sense: Trust Is All You Need
Key Executives to Discuss Latest Chip Industry Design Trends at SEMI ESD Alliance 2022 CEO Outlook
March 22, 2022 | SEMIEstimated reading time: Less than a minute
Key executives from leading semiconductor EDA and IP companies will gather to discuss the latest industry trends, challenges and opportunities Thursday, April 28, in Santa Clara, California at the annual CEO Outlook hosted by the Electronic System Design Alliance (ESD Alliance), a SEMI Technology Community. Registration is open.
CEO Outlook Panelists:
- Anirudh Devgan of Cadence Design Systems
- Niels Fache of Keysight Technologies
- Aki Fujimura of D2S
- Joe Sawicki of Siemens EDA
- Simon Segars of Arm
Semiconductor Engineering editor-in-chief Ed Sperling will moderate the panel.
The in-person event, co-sponsored by Keysight Technologies, will be held at Agilent’s Building 5 at 5301 Stevens Creek Blvd. in Santa Clara, California, beginning at 5:30 p.m. with networking, food and beverages. The hour-long panel starts at 6:30 p.m. and is free for ESD Alliance and SEMI members. Pricing for non-members is $49 per person.
The ESD Alliance Annual Membership meeting for members will be held prior to the start of the CEO Outlook beginning at 5 p.m. Non-members are welcome after registering for the event.
Share on:
Suggested Items
Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
06/05/2025 | Cadence Design Systems, Inc.Cadence announced IP, design solution, and expert design services for software and Systems-on-Chip (SoCs) based on Arm® Zena™ Compute Subsystems (CSS), Arm’s first-generation CSS for automotive.
Cadence, AVCC to Advance Physical AI Innovations for Autonomous Vehicles
05/12/2025 | Cadence Design SystemsCadence has joined the Autonomous Vehicle Computing Consortium (AVCC), marking a significant step forward in Cadence's commitment to advancing autonomous vehicle technology for the physical AI era by working with industry leaders to define high-performance computing (HPC) and safety solutions for next-generation autonomous vehicle systems.
Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
05/01/2025 | Cadence Design SystemsCadence announced a significant expansion of its portfolio of design IP optimized for Intel 18A and Intel 18A-P technologies and certification of Cadence® digital and analog/custom design solutions for the latest Intel 18A process design kit (PDK).
Cadence Reports Q1 2025 Financial Results
04/29/2025 | Cadence Design SystemsQuarter-end backlog was $6.4 billion and current remaining performance obligations ("cRPO"), contract revenue expected to be recognized as revenue in the next 12 months, was $3.2 billion
Cadence Enables Next-Gen AI and HPC Systems with Industry’s Fastest HBM4 12.8Gbps IP Memory System Solution
04/21/2025 | Cadence Design SystemsCadence announced the industry’s fastest HBM4 12.8Gbps memory IP solution, which meets the increasingly higher memory bandwidth needs of SoCs targeted for the next generation of AI training and HPC hardware systems.