New Cadence High-Speed Ethernet Controller IP Family Enables Silicon-Proven Ethernet Subsystem Solutions up to 800Gbps
April 13, 2022 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. unveiled the Cadence High-Speed Ethernet Controller IP family, which enables complete Ethernet subsystem solutions up to 800G along with Cadence SerDes PHY IP in 7nm, 5nm and 3nm process nodes. Optimized for power, performance and area (PPA), the low-latency, high-speed controller IP expands Cadence’s Ethernet Controller IP portfolio and is well suited for a broad array of Ethernet applications in next-generation cloud, artificial intelligence and machine learning (AI/ML), and 5G infrastructures. A number of customer engagements are underway, and there is strong market interest in the new product family.
The new controller family supports different aggregated bandwidths for 100G, 200G, 400G and 800G Ethernet and offers the following:
- Support for both single- and multi-Ethernet channel solutions and compliance with IEEE 802.3 and Ethernet Technology Consortium specifications
- IP provides full-featured media access control (MAC), physical coding sublayer (PCS), forward error correction (FEC) and physical medium attachment (PMA) blocks for a complete architecture
- Integrated FEC support, including RS(528,514), RS(544,514), Firecode and Ethernet Technology Consortium Low Latency RS FEC, allows customers the flexibility to choose the best option for their application requirements
Along with Cadence’s leading-edge 112G/56G and other Ethernet SerDes PHY IP, Cadence provides full subsystem deliveries with integrated PHY and controller that enable customers to ease integration and streamline their SoC designs. Silicon proven in AI/ML customer applications, the integrated subsystems provide optimal PPA.
“The exploding bandwidth demand from cloud, AI/ML and 5G has driven Ethernet protocols to evolve and has accelerated 800G market adoption,” said Rishi Chugh, vice president of product marketing, IP Group at Cadence. “Cadence continues to invest in design and interface IP that addresses our customers’ rapidly evolving requirements. The Cadence high-speed Ethernet subsystem solutions with best-in-class PHY and feature-rich controller IP further solidify our leadership position with high-performance connectivity IP offerings.”
The High-Speed Ethernet Controller IP family and integrated subsystem solutions extend Cadence’s Ethernet IP portfolio and support the Cadence Intelligent System Design™ strategy by enabling SoC design excellence.
Suggested Items
Real Time with... IPC APEX EXPO 2025: Aster–Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.
Real Time with... IPC APEX EXPO 2025: Emerging Trends in Design and Technology
04/16/2025 | Real Time with...IPC APEX EXPOAndy Shaughnessy speaks with IPC design instructor Kris Moyer to discuss emerging design trends. They cover UHDI technology, 3D printing, and optical data transmission, emphasizing the importance of a skilled workforce. The role of AI in design is highlighted, along with the need for understanding physics and mechanics as designs become more complex. The conversation concludes with a focus on enhancing math skills for better signal integrity.
Electronic System Design Industry Posts $4.9 Billion in Revenue in Q4 2024
04/15/2025 | SEMIElectronic System Design (ESD) industry revenue increased 11% to $4,927.3 million in the fourth quarter of 2024 from the $4440.9 million reported in the fourth quarter of 2023, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Connect the Dots: Involving Manufacturers Earlier Prevents Downstream Issues
04/17/2025 | Matt Stevenson -- Column: Connect the DotsIf you have read any of my earlier columns, you know I am passionate about helping designers design for the reality of manufacturing. Designing for manufacturability (DFM) is a team sport. DFM is a design process that looks forward to the manufacturing process and integrates with it so that manufacturing requirements and capabilities can be accurately reflected in the design work.
Global PCB Connections: The Next Wave of HDI PCBs– How Design Engineers Can Stay Ahead
04/17/2025 | Jerome Larez -- Column: Global PCB ConnectionsHigh density interconnect (HDI) printed circuit boards have come a long way from their origins as a niche technology for miniaturized applications. Today, HDI PCBs are at the forefront of innovation, driven by an insatiable demand for faster, smaller, and more powerful electronic devices. As consumer electronics, 5G infrastructure, and AI-driven systems advance, design engineers must stay ahead of the curve to ensure their PCB designs meet evolving industry demands.