Dan’s Biz Bookshelf: ‘The Next RenAIssance: AI and the Expansion of Human Potential’
The Chemical Connection: When the Industry Moves Faster Than the Standards
Driving Innovation: Selecting the Right Laser Source
Averatek Releases New Concept Materials ACL and CBF Utilizing New Catalyzed Aluminum Foils (Ranafoil) for A-SAP at JPCA 2022 in Japan
June 8, 2022 | AveratekEstimated reading time: 1 minute
Averatek Corporation has announced its participation in this year’s JPCA Show Exhibition and NPI Presentation June 15th through June 17th, at the Big Sight center in Tokyo, Japan, (Booth#: 5F-21).
Averatek will be presenting advanced HDI PCB and package substrate manufacturing technology A-SAP™ and associated new materials ACL™ and CBF™. Averatek will also jointly present with Toyo Aluminium K.K. (“Toyo”) about a new catalyzed aluminum foil (Ranafoil™) for A-SAP™ during the show. The Averatek Semi-Additive Process (A-SAP™) and these new materials allow for filling the technical gap between mSAP HDI PCB and the package substrates - and dramatically expand material selection flexibility in package substrate manufacturing.
Averatek will first present on Friday, June 17th, at the NPI presentation. Toyo will have a presentation on the same day at the NPI presentation. Both companies will share booth #5F-21 during the show June 15th through June 17th.
The Averatek Semi-Additive Process (A-SAP™) can be used for a variety of materials with very thin electroless base copper layer - unlike other semi-additive processes (SAPs). The palladium catalyst is formed by LMI™ (Liquid Metal Ink™), which allows for less than 10 nanometer of uniform metal coating with A-SAP™.
ACL™ (Aluminum Clad Laminate) and CBF™ (Catalyzed Build-up Film) use a catalyzed aluminum foil by Toyo which provides well-controlled surface texture for the process, and very uniformly coated palladium metal. Developed for outer and build-up layers, now ACL™ and CBF™ enhance the use of A-SAP™.
Share on:
Testimonial
"Our marketing partnership with I-Connect007 is already delivering. Just a day after our press release went live, we received a direct inquiry about our updated products!"
Rachael Temple - AlltematedSuggested Items
Driving Innovation: Selecting the Right Laser Source
04/28/2026 | Simon Khesin -- Column: Driving InnovationWhen I first joined Schmoll Maschinen, I brought experience from almost every PCB process, except for laser. As I immersed myself in laser processing, I realized why it can seem so daunting to a newcomer. The complexity arises from three intersecting factors: A vast variety of laser sources: CO2, UV-nano, green-pico, UV-pico, IR-pico, and others; a diverse range of applications: Drilling, cutting, ablation, and more; and an extensive list of materials: These have vastly different absorption rates. Choosing the right machine or laser source is rarely trivial. Even for experienced engineers, answering "Which source is best?" requires examining the business's specific goals.
Institute of Circuit Technology Spring Seminar 2026: A Bright Future in Europe
04/23/2026 | Pete Starkey, I-Connect007Through the leafy lanes and spring flowers of Warwickshire and back to Meridan, the traditional centre of England, and now officially part of the Metropolitan Borough of Solihull in the county of the West Midlands, I attended the Annual General Meeting and Spring Seminar of the Institute of Circuit Technology (ICT) on April 14. Out of the AGM came notable changes in leadership at the top of the Institute: the retirement of Mat Beadel as chair and Emma Hudson as technical director. Effective May 1, Steve Driver is the new chair, and Alun Morgan is the new technical director.
ACCM Unveils Negative and Near-zero CTE Materials for Large-Format AI Chips
04/21/2026 | Advanced Chip and Circuit MaterialsAdvanced Chip and Circuit Materials, Inc. (ACCM) has launched two new materials: Celeritas HM50, with a negative coefficient of thermal expansion (CTE) of -8 ppm/°C to offset the positive CTE and expansion of copper with temperature on circuit boards, and Celeritas HM001, with near-zero CTE and the low-loss performance needed for high-speed signal layers to 224 Gb/s and faster in artificial intelligence (AI) circuits.
Fresh PCB Concepts: Designing PCBs for Harsh Environments—Reliability Is Engineered Upstream
04/23/2026 | Team NCAB -- Column: Fresh PCB ConceptsWhen engineers hear the phrase “harsh environment,” they usually think of the extreme temperature swings, vibration and shock, pressure changes, or radiation in aerospace. However, aerospace is not the only harsh environment where electronic assemblies must survive. Automotive power electronics, downhole oil and gas tools, marine controls, rail systems, defense platforms, and industrial automation equipment all expose PCBs to environments that are equally unforgiving. The stress mechanisms may differ, but the physics does not.
Advanced Packaging for AI: Reliability Starts at the Cu/Cu/Cu Microvia Junction
04/20/2026 | Kuldip Johal, MKS' AtotechThe rapid growth of AI computing, from training clusters to inference at scale, is reshaping demand across the entire electronics supply chain. Advances in technology requirements, such as higher bandwidth, lower latency, and greater compute density, are driving the development of advanced packaging technologies and transforming the PCB industry across design, manufacturing, testing, and even architecture.