Driving Innovation: Inner Layer Alignment Methods in PCB Production
Trouble in Your Tank: Metallizing Flexible Circuit Materials—Mitigating Deposit Stress
It’s Only Common Sense: Sales as a Team Sport
Cadence Design IP Portfolio in TSMC’s N5 Process Gains Broad Adoption Among Leading Semiconductor, System Companies
June 16, 2022 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced a wide range of leading semiconductor and system customers have successfully adopted the comprehensive line-up of Cadence® Design IP in TSMC’s industry-leading 5nm process technology. Designed to the latest state-of-the-art interface standards, the Cadence’s Design IP portfolio enables customers to develop the most advanced SoCs for the most demanding applications, including high-performance computing (HPC), artificial intelligence/machine learning (AI/ML), networking, storage, and automotive. The IP portfolio from Cadence in TSMC’s N5 process includes 112/56/25/10 Gbps Ethernet PHY/MAC, PCIe 6.0/5.0/4.0/3.1 PHY/Controller, 40Gbps Ultralink™ D2D PHY, and complete PHY/Controller for GDDR6, DDR5/4, and LPDDR5/4x.
Cadence’s design IP in TSMC’s N5 process delivers optimal power, performance and area (PPA) with rich feature sets to enable uncompromised differentiation, versatility and innovation for large-scale SoC designs. In addition, Cadence provides full subsystem deliveries with integrated PHY and controller IP to simplify integration, minimize risks, and enable faster time to market.
“TSMC worked closely with Cadence, our long-standing ecosystem partner, to enable leading-edge designs, which deliver significant power, performance and area improvements on our advanced technologies,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “The strong collaboration between Cadence’s Design IP and TSMC’s IP9000 teams promotes high-quality IP delivery to help our mutual customers achieve first-pass silicon success and faster time-to-market.
"Cadence has collaborated with TSMC for decades to provide high-quality silicon-proven IP on advanced process nodes to meet the most demanding requirements for HPC, AI/ML, networking, storage, and automotive applications,” said Rishi Chugh, vice president of Design IP Product Management at Cadence. "The wide adoption of our Design IP in TSMC’s N5 process demonstrates the excellence and quality of Cadence’s Design IP, which is empowering customers to design highly differentiated product solutions.”
Share on:
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Global Excellence in PCB Design: The Global Electronics Association Expands to Italy
08/07/2025 | Global Electronics AssociationIn today's rapidly evolving electronics industry, printed circuit boards (PCBs) serve as the critical backbone influencing the success, reliability, and time-to-market of countless products. Recognizing this essential role, the Global Electronics Association (formerly IPC), a worldwide leader in electronics standards, certification, and education, is now expanding its internationally acclaimed PCB design training to Italy.
Getting Our ‘Fil’ of Design Constraint Techniques
08/07/2025 | Andy Shaughnessy, Design007 MagazineFilbert Arzola is a principal electrical engineer at Raytheon SAS and an instructor who teaches one of the few classes (that I know of) that focuses on setting design constraints. I asked Fil to share his thoughts on design constraints: the factors involved, the various trade-offs, and his best practices for optimizing constraints for your particular design. As Fil says, “Everything about a PCB is a constraint.”
Siemens Transforms Customer Engagement for Electronic Component Manufacturers with PartQuest Design Enablement
08/06/2025 | SiemensSiemens Digital Industries Software today announced the launch of the PartQuest™ Design Enablement portfolio, a new, connected digital environment for electronic component manufacturers looking to scale smarter, more personalized and persistent engagement with their customers and prospects.
Review: PCEA Orange County Summer Meeting
08/06/2025 | Dan Feinberg, Technology Editor, I-Connect007The Printed Circuit Engineering Association (PCEA) represents a community of engineers, designers, and industry influencers dedicated to the advancement of PCB technology, design, and manufacturing, and the growth and knowledge of its membership. PCEA regularly hosts events to share the latest developments, best practices, and visions for the future of electronic design and manufacturing. The Orange County chapter seems to be one of the largest and most active ones and I was invited to attend the latest chapter event on July 24 in Costa Mesa, California.
Circuit Check Acquires Solution Sources Programming (SSP) to Become a Full-Service Test and Programming Provider with Expanded Presence in Silicon Valley
08/05/2025 | PR NewswireCircuit Check, a global leader in turnkey functional test systems across medical, automotive, industrial, military/aerospace, and emerging AI applications, today announced the acquisition of Solution Sources Programming (SSP), a trusted Silicon Valley provider of integrated test and programming solutions for over 35 years.