Cadence Introduces the Voltus-XFi Custom Power Integrity Solution, Delivering over 3X Productivity Gains
July 11, 2022 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced the new Cadence® Voltus™-XFi Custom Power Integrity Solution, a custom electromigration and IR drop (EM-IR) solution that delivers improved ease of use with minimal tuning and enables the development of efficient, low-power ICs. Using the new Voltus-XFi solution, which is seamlessly integrated into the Cadence Quantus™, Virtuoso® and Spectre® platforms, customers can experience over a 3X productivity improvement versus existing solutions.
The Voltus-XFi solution allows customers to efficiently extract, simulate, analyze and debug IC designs. Utilizing foundry-recommended settings, the consolidated EM-IR cockpit offers customers a workflow from the Quantus Extraction Solution to Spectre EM-IR simulation to the Virtuoso environment. The Voltus-XFi solution’s intuitive EM-IR results browser allows customers to view violations, zoom into interesting areas and overlay results in the Virtuoso platform, enabling easy identification and violation fixing.
“With the continuous innovation in low-power designs, there is an ever-increasing demand for power integrity solutions,” said Sangyun Kim, vice president of the Foundry Design Technology Team at Samsung Electronics. “We continue to collaborate with Cadence on innovative technologies such as the Voltus-XFi solution to enable low-power design and verification. Together, we develop leading-edge products that reduce power consumption and make our world greener.”
“As a leader in high-speed and low-power memory PHY IP solutions, it is vital we achieve fast design closure to meet our aggressive time-to-market goals,” said Alan Poon, VP engineering at The Six Semiconductor Inc. “Cadence’s Voltus-XFi solution increased our designer productivity by over 3X in identifying and fixing EM-IR problems. We look forward to deploying the solution to accelerate our design closure."
Through integration with Cadence’s Voltus IC Power Integrity Solution, customers using the Voltus-XFi solution have access to a seamless flow for full-chip signoff verification. The patented voltage-based method provides a smaller memory footprint and runs faster than the industry's traditional current-based method. This easy-to-use option automatically balances accuracy and performance tradeoffs based on user specifications. Additionally, a distributed process is supported to further improve runtime performance.
“Cadence is enabling sustainable electronics by reducing semiconductor power consumption,” said Tom Beckley, senior vice president and general manager of the Custom IC and PCB Group at Cadence. “To ensure our customers can push the boundaries of low-power design, we are developing fast and accurate power analysis tools, such as our new Voltus-XFi solution that enables new and revolutionary capabilities for power reduction. Developing low-power designs is critical so Cadence will continue to develop groundbreaking technologies that improve people’s lives.”
“To address the industry’s most complex automatic test equipment challenges, a robust power network is critical for us as an integrated circuit provider,” said Simon Leigh, vice president of engineering at Elevate Semiconductor. “Cadence’s Voltus-XFi solution enables us to run EM-IR analysis at full chip, which we could not do with our existing solution. We are adopting the solution for full production use.”
The new Voltus-XFi solution supports the Cadence Intelligent System Design™ strategy, enabling design excellence.
Suggested Items
Prague PEDC: Call for Abstracts Deadline July 31
07/16/2025 | an-European Electronics Design Conference (PEDC)The second Pan-European Electronics Design Conference (PEDC) will take place Jan. 21-22, 2026, in Prague, Czech Republic. The call for abstracts deadline is July 31. Organized jointly by the German Electronics Design and Manufacturing Association (FED) and the Global Electronics Association PEDC serves as a European platform for knowledge exchange, networking, and innovation in electronics design and development.
Flexible Circuit Technologies Welcomes Regional Business Development Manager Derek Rossberg
07/15/2025 | Flexible Circuit TechnologiesFlexible Circuit Technologies a Minnesota-based flexible circuit and advanced electronics contract manufacturer, welcomes Derek Rossberg as Regional Business Development Manager.
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.
Meet the Author Podcast: Martyn Gaudion Unpacks the Secrets of High-Speed PCB Design
07/10/2025 | I-Connect007In this special Meet the Author episode of the On the Line with… podcast, Nolan Johnson sits down with Martyn Gaudion, signal integrity expert, managing director of Polar Instruments, and three-time author in I-Connect007’s popular The Printed Circuit Designer’s Guide to... series.
Showing Some Constraint: Design007 Magazine July 2025
07/10/2025 | I-Connect007 Editorial TeamA robust design constraint strategy balances dozens of electrical and manufacturing trade-offs. This month, we focus on design constraints—the requirements, challenges, and best practices for setting up the right constraint strategy.