Cadence: Samsung Foundry Achieves 2X Productivity on Large-Scale Analog, Mixed-Signal IP
July 28, 2022 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes

Cadence Design Systems, Inc. announced that Samsung Foundry has deployed the Cadence Spectre FX Simulator for FastSPICE-based verification of their large-scale analog and mixed-signal IP on 3nm, 4nm and 5nm processes. Using the Spectre FX simulator, Samsung Foundry has achieved up to 2X productivity gains and improved accuracy while accelerating time to market.
The design and verification of Samsung Foundry’s analog and mixed-signal IP can be challenging due to the stringent design specifications and increased complexity needed to meet end-customer demands. For example, Samsung Foundry needed to find a way to address evolving architectures, higher clock speeds, increasing design sizes due to advanced-node processes and the exponential increase in layout parasitics. Samsung Foundry successfully used Cadence’s Spectre FX FastSPICE simulator to address these needs, verifying PLL, SRAM and PCI Express® (PCIe®) designs on the latest Samsung process nodes with fast performance and optimal accuracy. They also leveraged the simulator to check critical measurements, such as PLL output average and peak-to-peak frequencies, SRAM timing checks and PCIe transceiver output data signal, to ensure that the designs meet their functionality, timing and power specifications.
Samsung Foundry also leveraged the Spectre FX Simulator's highly scalable multicore architecture to parallelize their transient simulations. This allowed its design and verification teams to improve simulation turnaround time by utilizing the available hardware resources without trading off accuracy. Additionally, the simulator offered excellent accuracy and performance out of the box, providing a simple preset use model with minimal simulation-tuning requirements to accelerate specific verification tasks and improve designer productivity.
"Our large-scale analog IP, including high-speed PLLs, transceivers and SRAM designs, need very high simulation accuracy to meet demanding end-user specifications,” said Sangyun Kim, corporate vice president of Foundry Design Technology Team at Samsung Electronics. “We also need these simulations to run fast enough to finish within our short verification cycles without sacrificing the verification quality. As a result of our collaboration with Cadence, the Spectre FX FastSPICE Simulator delivers optimal performance and up to 2X productivity improvement on our 3nm, 4nm and 5nm IP while providing optimal accuracy. Therefore, we’ve deployed the solution in our production flows.”
The Spectre FX Simulator is part of the industry-leading Spectre Simulation Platform, which offers the only complete simulation solution with multiple solvers that enable a designer to move easily and seamlessly between circuit-, block- and system-level simulation and verification tasks. The Spectre Simulation Platform supports Cadence's Intelligent System Design™ strategy, enabling SoC design excellence.
Suggested Items
Real Time with... IPC APEX EXPO 2025: Aster–Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.
Real Time with... IPC APEX EXPO 2025: Emerging Trends in Design and Technology
04/16/2025 | Real Time with...IPC APEX EXPOAndy Shaughnessy speaks with IPC design instructor Kris Moyer to discuss emerging design trends. They cover UHDI technology, 3D printing, and optical data transmission, emphasizing the importance of a skilled workforce. The role of AI in design is highlighted, along with the need for understanding physics and mechanics as designs become more complex. The conversation concludes with a focus on enhancing math skills for better signal integrity.
Electronic System Design Industry Posts $4.9 Billion in Revenue in Q4 2024
04/15/2025 | SEMIElectronic System Design (ESD) industry revenue increased 11% to $4,927.3 million in the fourth quarter of 2024 from the $4440.9 million reported in the fourth quarter of 2023, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Connect the Dots: Involving Manufacturers Earlier Prevents Downstream Issues
04/17/2025 | Matt Stevenson -- Column: Connect the DotsIf you have read any of my earlier columns, you know I am passionate about helping designers design for the reality of manufacturing. Designing for manufacturability (DFM) is a team sport. DFM is a design process that looks forward to the manufacturing process and integrates with it so that manufacturing requirements and capabilities can be accurately reflected in the design work.
Global PCB Connections: The Next Wave of HDI PCBs– How Design Engineers Can Stay Ahead
04/17/2025 | Jerome Larez -- Column: Global PCB ConnectionsHigh density interconnect (HDI) printed circuit boards have come a long way from their origins as a niche technology for miniaturized applications. Today, HDI PCBs are at the forefront of innovation, driven by an insatiable demand for faster, smaller, and more powerful electronic devices. As consumer electronics, 5G infrastructure, and AI-driven systems advance, design engineers must stay ahead of the curve to ensure their PCB designs meet evolving industry demands.