UMC, Cadence Collaborate on Analog/Mixed-Signal Flow for 22ULP/ULL Process Technologies
August 24, 2022 | Business WireEstimated reading time: 2 minutes

United Microelectronics Corporation (UMC), a leading global semiconductor foundry, and Cadence Design Systems, Inc. announced that the Cadence® analog/mixed-signal (AMS) IC design flow has been certified for UMC’s 22ULP/ULL process technologies. This flow optimizes process efficiency and shortens design cycle time, accelerating the development of 5G, IoT and display application designs to meet increasing market demand.
UMC’s 22nm process features ultra-low power consumption and ultra-low leakage to meet various application requirements including extended battery life, a small form factor, and strong computing capabilities. The UMC-certified Cadence AMS flow provides a Unified Reliability Interface (URI), which enables customers to better monitor the circuit’s reliability and service life when designing on UMC’s 22ULP/ULL processes while achieving an ideal balance between cost and performance. The Cadence AMS flow also includes an actual demonstration circuit, which users can apply during design to enhance efficiency and precision.
The Cadence AMS flow consists of integrated solutions and methodologies enabled by the UMC 22nm process design kit (PDK) to speed a design to completion:
- The Virtuoso® design platform, including schematic editing, the analog design environment (ADE), and layout XL tool enablement.
- Spectre® AMS Designer, which combines the power of the Spectre X Simulator and the Xcelium™Logic Simulation engine to provide consistent and accurate results of designs consisting of transistor, behavioral, timing and parasitic block representations.
- Voltus™-Fi Custom Power Integrity Solution provides electromigration and IR drop (EM-IR) analysis, which lets users quickly input the required EM rules.
“UMC is committed to providing leading foundry solutions and advanced specialty technologies that meet the requirements of applications in fast-growing markets such as 5G, IoT, and display,” said Osbert Cheng, vice president of device technology development & design support at UMC. “When compared with 28nm capabilities, UMC's 22ULP/ULL process technologies can reduce chip die area by 10%, provide better power efficiency, and enhance radio frequency performance. Through this collaboration with Cadence, we are providing customers with an industry-leading design solution, enabling greater efficiency and speeding time to market.”
"With the increasing design complexity of 5G, IoT and smart wearables, enhancements in analog and mixed-signal technology are critical for the success of advanced IC designs,” said Ashutosh Mauskar, vice president, product management in the Custom IC & PCB Group at Cadence. “The Cadence AMS flow that has been optimized for use on UMC’s 22ULP/ULL process technologies, provides customers with comprehensive solutions across design, verification and implementation. By collaborating with UMC, we’re enabling mutual customers to rapidly achieve innovative mixed-signal designs on 22ULP/ULL.”
Download The System Designer’s Guide to… System Analysisby Brad Griffin along with its companion book The Cadence System Design Solutions Guide.You can also view other titles in our full I-007eBooks library.
Suggested Items
Real Time with... IPC APEX EXPO 2025: Aster–Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.
Real Time with... IPC APEX EXPO 2025: Emerging Trends in Design and Technology
04/16/2025 | Real Time with...IPC APEX EXPOAndy Shaughnessy speaks with IPC design instructor Kris Moyer to discuss emerging design trends. They cover UHDI technology, 3D printing, and optical data transmission, emphasizing the importance of a skilled workforce. The role of AI in design is highlighted, along with the need for understanding physics and mechanics as designs become more complex. The conversation concludes with a focus on enhancing math skills for better signal integrity.
Electronic System Design Industry Posts $4.9 Billion in Revenue in Q4 2024
04/15/2025 | SEMIElectronic System Design (ESD) industry revenue increased 11% to $4,927.3 million in the fourth quarter of 2024 from the $4440.9 million reported in the fourth quarter of 2023, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Connect the Dots: Involving Manufacturers Earlier Prevents Downstream Issues
04/17/2025 | Matt Stevenson -- Column: Connect the DotsIf you have read any of my earlier columns, you know I am passionate about helping designers design for the reality of manufacturing. Designing for manufacturability (DFM) is a team sport. DFM is a design process that looks forward to the manufacturing process and integrates with it so that manufacturing requirements and capabilities can be accurately reflected in the design work.
Global PCB Connections: The Next Wave of HDI PCBs– How Design Engineers Can Stay Ahead
04/17/2025 | Jerome Larez -- Column: Global PCB ConnectionsHigh density interconnect (HDI) printed circuit boards have come a long way from their origins as a niche technology for miniaturized applications. Today, HDI PCBs are at the forefront of innovation, driven by an insatiable demand for faster, smaller, and more powerful electronic devices. As consumer electronics, 5G infrastructure, and AI-driven systems advance, design engineers must stay ahead of the curve to ensure their PCB designs meet evolving industry demands.