Trouble in Your Tank: Organic Addition Agents in Electrolytic Copper Plating
Marcy’s Musings: Can You Hear the Voices?
Facing the Future: Successfully Navigating the Uncertain Path Ahead
Siemens Introduces Questa Verification IP Solution Support for CXL 3.0 Protocol
August 30, 2022 | Siemens Digital Industries SoftwareEstimated reading time: 1 minute
Siemens Digital Industries Software announced that its simulator-independent Questa™ Verification IP solution now supports the new Compute Express Link (CXL) 3.0 protocol for high-performance computing (HPC) applications. CXL 3.0 is based on the Peripheral Component Interconnect Express (PCIe) networking protocol, which facilitates the rapid transfer of data between the world’s highest performance cloud computing servers as well as billions of smart connected devices around the world.
Available immediately, Siemens’ Questa Verification IP solution for CXL 3.0 integrates seamlessly into all advanced verification environments on any simulator. For customers looking to incorporate the new CXL 3.0 protocol into their next-generation designs, the solution helps customers optimize productivity and flexibility for the verification of block-level, subsystem, and system-on-a-chip (SoC) designs, which can speed time-to-market.
“By offering early support for the new CXL 3.0 protocol, Siemens can help customers differentiate and win in highly competitive HPC markets around the world,” said Mark Olen, product management director, IC Verification Solutions, Siemens Digital Industries Software. “Available now for early adopters of the CXL 3.0 protocol, our new Questa Verification IP solution provides a proven, robust and comprehensive verification platform that allows our customers to validate their next-generation designs with speed and confidence.”
Engineered to expedite verification closure and expose complex design issues, Siemens’ Questa™ Verification IP solution supports detailed functional verification across all layers of the CXL 3.0 specification. This latest offering from Siemens includes ready-to-use verification components and exhaustive stimuli that can help increase productivity and accelerate verification signoff. In addition, the solution can eliminate design biases found in many competing solutions.
Share on:
Suggested Items
Real Time with... IPC APEX EXPO 2025: Aster–Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.
Real Time with... IPC APEX EXPO 2025: Emerging Trends in Design and Technology
04/16/2025 | Real Time with...IPC APEX EXPOAndy Shaughnessy speaks with IPC design instructor Kris Moyer to discuss emerging design trends. They cover UHDI technology, 3D printing, and optical data transmission, emphasizing the importance of a skilled workforce. The role of AI in design is highlighted, along with the need for understanding physics and mechanics as designs become more complex. The conversation concludes with a focus on enhancing math skills for better signal integrity.
Electronic System Design Industry Posts $4.9 Billion in Revenue in Q4 2024
04/15/2025 | SEMIElectronic System Design (ESD) industry revenue increased 11% to $4,927.3 million in the fourth quarter of 2024 from the $4440.9 million reported in the fourth quarter of 2023, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Connect the Dots: Involving Manufacturers Earlier Prevents Downstream Issues
04/17/2025 | Matt Stevenson -- Column: Connect the DotsIf you have read any of my earlier columns, you know I am passionate about helping designers design for the reality of manufacturing. Designing for manufacturability (DFM) is a team sport. DFM is a design process that looks forward to the manufacturing process and integrates with it so that manufacturing requirements and capabilities can be accurately reflected in the design work.
Global PCB Connections: The Next Wave of HDI PCBs– How Design Engineers Can Stay Ahead
04/17/2025 | Jerome Larez -- Column: Global PCB ConnectionsHigh density interconnect (HDI) printed circuit boards have come a long way from their origins as a niche technology for miniaturized applications. Today, HDI PCBs are at the forefront of innovation, driven by an insatiable demand for faster, smaller, and more powerful electronic devices. As consumer electronics, 5G infrastructure, and AI-driven systems advance, design engineers must stay ahead of the curve to ensure their PCB designs meet evolving industry demands.