Siemens Introduces Questa Verification IP Solution Support for CXL 3.0 Protocol
August 30, 2022 | Siemens Digital Industries SoftwareEstimated reading time: 1 minute
Siemens Digital Industries Software announced that its simulator-independent Questa™ Verification IP solution now supports the new Compute Express Link (CXL) 3.0 protocol for high-performance computing (HPC) applications. CXL 3.0 is based on the Peripheral Component Interconnect Express (PCIe) networking protocol, which facilitates the rapid transfer of data between the world’s highest performance cloud computing servers as well as billions of smart connected devices around the world.
Available immediately, Siemens’ Questa Verification IP solution for CXL 3.0 integrates seamlessly into all advanced verification environments on any simulator. For customers looking to incorporate the new CXL 3.0 protocol into their next-generation designs, the solution helps customers optimize productivity and flexibility for the verification of block-level, subsystem, and system-on-a-chip (SoC) designs, which can speed time-to-market.
“By offering early support for the new CXL 3.0 protocol, Siemens can help customers differentiate and win in highly competitive HPC markets around the world,” said Mark Olen, product management director, IC Verification Solutions, Siemens Digital Industries Software. “Available now for early adopters of the CXL 3.0 protocol, our new Questa Verification IP solution provides a proven, robust and comprehensive verification platform that allows our customers to validate their next-generation designs with speed and confidence.”
Engineered to expedite verification closure and expose complex design issues, Siemens’ Questa™ Verification IP solution supports detailed functional verification across all layers of the CXL 3.0 specification. This latest offering from Siemens includes ready-to-use verification components and exhaustive stimuli that can help increase productivity and accelerate verification signoff. In addition, the solution can eliminate design biases found in many competing solutions.
Suggested Items
Keysight, Synopsys Deliver an AI-Powered RF Design Migration Flow
06/06/2025 | BUSINESS WIREKeysight Technologies, Inc. and Synopsys, Inc. introduced an AI-powered RF design migration flow to expedite migration from TSMC’s N6RF+ process to N4P technology, to address the performance requirements of today’s most demanding wireless integrated circuit applications.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
06/06/2025 | Nolan Johnson, I-Connect007Maybe you’ve noticed that I’ve been taking to social media lately to about my five must-reads of the week. It’s just another way we’re sharing our curated content with you. I pay special attention to what’s happening in our industry, and I can help you know what’s most important to read about each week. Follow me (and I-Connect007) on LinkedIn to see these and other updates.
New Companion Guide to ‘DFM Essentials’ Delivers Deeper, Practical PCB Design Insights
06/05/2025 | I-Connect007The Companion Guide to DFM Essentials: Tips for Designing for Manufacturing is now available for free download. Building on the popular Printed Circuit Designer’s Guide to... DFM Essentials, this new resource from American Standard Circuits and ASC Sunstone Circuits offers advanced, real-world guidance to help PCB designers streamline production and avoid costly pitfalls.
Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
06/05/2025 | Cadence Design Systems, Inc.Cadence announced IP, design solution, and expert design services for software and Systems-on-Chip (SoCs) based on Arm® Zena™ Compute Subsystems (CSS), Arm’s first-generation CSS for automotive.
Orbel Corporation Integrates Schmoll Direct Imaging
06/04/2025 | Schmoll AmericaOrbel Corporation in Easton, PA, proudly becomes the first PCM facility in the U.S. equipped with Schmoll’s MDI Direct Imaging system. This installation empowers Orbel to support customers with greater precision and quality.