Dan’s Biz Bookshelf: ‘Elevate: Push Beyond Your Limits'
The Marketing Minute: The First Step to More Sales—Marketing
It’s Only Common Sense: Customer Service Is Sales in Disguise
ITRI Announces Collaborates with K&S in Hi-CHIP Alliance
November 29, 2022 | ITRIEstimated reading time: 2 minutes
ITRI welcomes Kulicke and Soffa Industries, Inc. (K&S) to the Heterogeneous Integration and Chip-let System Package (Hi-CHIP) Alliance, an initiative launched by ITRI in 2021. K&S is one of the world’s largest semiconductor packaging and electronic assembly solution providers. With the participation of K&S, the Alliance is expected to join hands with supply chain players to strengthen the process capability of the chip industry and create cutting-edge advantages in the global market.
The Hi-CHIP Alliance leverages K&S’s advanced packaging competencies and its LITEQ 500 lithography process to address emerging challenges within the redistribution layer (RDL) forming process. High-density RDL is an enabler for high-density fan-out wafer-level packaging (HD FOWLP) and similar approaches which provide performance, thermal management, power consumption and form-factor improvements, benefiting broad applications in major markets including the telecommunications, computing, automotive, and biomedical markets.
In addition to providing a market-ready solution for emerging heterogenous applications, high-density RDL processing is also utilized within many other fast-growing applications, including Antenna-in-Package for 5G mmWave and sub-6 GHz RF modules, integrated solutions for baseband and smartphone application processors, artificial intelligence solutions integrated with RF and memory, and transistor-dense applications such as System in Packages. These emerging applications are anticipated to outpace broader integrated circuit growth by demanding new RDL solutions which the LITEQ 500 can address.
K&S’ LITEQ 500 lithography projection stepper uses a laser-based light source to provide high-intensity exposures without intensity degradation over time. This approach delivers high throughput, long lifetime, high uptime, and low cost of ownership. The single-wavelength light source enables the use of high-transmission and low-aberration optics, which makes it a compelling choice for high-density RDL applications.
Dr. Shih-Chieh Chang, General Director of ITRI’s Electronic and Optoelectronic System Research Laboratories, expressed his excitement to have K&S on board with the Hi-CHIP Alliance. As K&S has been known as an industry leading company, he believes that this partnership can further explore process and equipment solutions for future packaging and assembly challenges. “K&S as an industry leader and pioneer helps further explore future semiconductor assembly processes and solutions,” he added. With the support from the Department of Technology, Ministry of Economic Affairs, ITRI has been innovating semiconductor technologies and will continue to develop world-leading technologies as a bellwether for the semiconductor industry.
“We are delighted to collaborate with ITRI on next-generation applications. This offers a unique opportunity to further enable the adoption and extend the value of our growing advanced packaging portfolio,” said Joeri Durinckx, K&S’ Vice President for EA/APMR & Lithography Business Units.
Share on:
Suggested Items
Knocking Down the Bone Pile: Addressing End-of-life Component Solderability Issues, Part 4
07/16/2025 | Nash Bell -- Column: Knocking Down the Bone PileIn 1983, the Department of Defense identified that over 40% of military electronic system failures in the field were electrical, with approximately 50% attributed to poor solder connections. Investigations revealed that plated finishes, typically nickel or tin, were porous and non-intermetallic.
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.
The Knowledge Base: A Conference for Cleaning and Coating of Mission-critical Electronics
07/08/2025 | Mike Konrad -- Column: The Knowledge BaseIn electronics manufacturing, there’s a dangerous misconception that cleaning and coating are standalone options, that they operate in different lanes, and that one can compensate for the other. Let’s clear that up now. Cleaning and conformal coating are not separate decisions. They are two chapters in the same story—the story of reliability.
SMT007 Magazine July—What’s Your Competitive Sweet Spot?
07/01/2025 | I-Connect007 Editorial TeamAre you in a niche that’s growing or shrinking? Is it time to reassess and refocus? We spotlight companies thriving by redefining or reinforcing their niche—what are their insights? In the July 2025 issue of SMT007 Magazine, we spotlight companies thriving by redefining or reinforcing their niche and offer insights to help you evaluate your own.
Smarter Machines Use AOI to Transform PCB Inspections
06/30/2025 | Marcy LaRont, PCB007 MagazineAs automated optical inspection (AOI) evolves from traditional end-of-process inspections to proactive, in-line solutions, the integration of AI and machine learning is revolutionizing defect reduction and enhancing yields, marking a pivotal shift in how quality is managed in manufacturing.