Cadence Verisium AI-Driven Verification Platform Accelerates Debug Productivity for Renesas
March 10, 2023 | Cadence Design Systems, Inc.Estimated reading time: 1 minute

Cadence Design Systems, Inc. announced that Renesas has deployed the new Cadence Verisium Artificial Intelligence (AI)-Driven Verification Platform to enable efficient root cause analysis of bugs. Using the new Verisium platform, Renesas has significantly improved its debug productivity, shortening the time to market for its R-Car designs for automotive applications.
The Verisium platform and apps, including Versium AutoTriage, Verisium SemanticDiff, Verisium WaveMiner, Verisium PinDown, Verisium Debug and Verisium Manager, are integrated with the Cadence Joint Enterprise Data and AI (JedAI) Platform to enable AI-driven root cause analysis of bugs. The solution provides a new level of productivity by offering users a holistic debug solution from IP to SoC and from single-run to multi-run, enabling fast and comprehensive interactive and post-process debug flows with waveform, schematic, driver tracing and SmartLog technologies.
“Quality and efficiency are paramount to ensure our R-Car designs are completed on schedule,” said Noriaki Sakamoto, president of Renesas Design Vietnam Co., Ltd. “Cadence’s Verisium Debug allows our engineers to debug from IP- to SoC-level designs. The new waveform format is well-designed for modern verification needs and helps to improve simulation probing performance by 2X. By using the Verisium AI-Driven apps, we could improve the entire debug productivity by up to 6X and our design teams have shortened our overall verification cycle.”
“AI has the potential to reshape the landscape of EDA as we know it,” said Paul Cunningham, senior vice president and general manager of the System & Verification Group of Cadence. “By bringing together all the inputs and outputs of our verification full flow under the Cadence JedAI Platform, we are able to create a new class of Verisium AI-driven apps that dramatically improves the verification productivity and efficiency for our customers.”
The Verisium AI-Driven Verification Platform is part of the Cadence verification full flow, which includes Palladium® Z2 emulation, Protium™ X2 prototyping, Xcelium™ simulation, the Jasper™ Formal Verification Platform and the Helium™ Virtual and Hybrid Studio. The Cadence verification full flow delivers the highest verification throughput of bugs per dollar invested per day. The Verisium platform and apps support the company’s Intelligent System Design™ strategy, enabling SoC design excellence.
Suggested Items
Real Time with... IPC APEX EXPO 2025: Aster–Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.
Real Time with... IPC APEX EXPO 2025: Emerging Trends in Design and Technology
04/16/2025 | Real Time with...IPC APEX EXPOAndy Shaughnessy speaks with IPC design instructor Kris Moyer to discuss emerging design trends. They cover UHDI technology, 3D printing, and optical data transmission, emphasizing the importance of a skilled workforce. The role of AI in design is highlighted, along with the need for understanding physics and mechanics as designs become more complex. The conversation concludes with a focus on enhancing math skills for better signal integrity.
Electronic System Design Industry Posts $4.9 Billion in Revenue in Q4 2024
04/15/2025 | SEMIElectronic System Design (ESD) industry revenue increased 11% to $4,927.3 million in the fourth quarter of 2024 from the $4440.9 million reported in the fourth quarter of 2023, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Connect the Dots: Involving Manufacturers Earlier Prevents Downstream Issues
04/17/2025 | Matt Stevenson -- Column: Connect the DotsIf you have read any of my earlier columns, you know I am passionate about helping designers design for the reality of manufacturing. Designing for manufacturability (DFM) is a team sport. DFM is a design process that looks forward to the manufacturing process and integrates with it so that manufacturing requirements and capabilities can be accurately reflected in the design work.
Global PCB Connections: The Next Wave of HDI PCBs– How Design Engineers Can Stay Ahead
04/17/2025 | Jerome Larez -- Column: Global PCB ConnectionsHigh density interconnect (HDI) printed circuit boards have come a long way from their origins as a niche technology for miniaturized applications. Today, HDI PCBs are at the forefront of innovation, driven by an insatiable demand for faster, smaller, and more powerful electronic devices. As consumer electronics, 5G infrastructure, and AI-driven systems advance, design engineers must stay ahead of the curve to ensure their PCB designs meet evolving industry demands.