Cadence Extends Collaboration with TSMC, Microsoft to Advance Giga-Scale Physical Verification in the Cloud
April 18, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced an expanded collaboration with TSMC and Microsoft, focusing on accelerating the physical verification of giga-scale digital designs. Through this latest collaboration, mutual customers can shorten design schedules and reduce compute costs by adopting the Cadence® Pegasus™ Physical Verification System and TSMC technologies, leveraging the ready-to-use Cadence CloudBurst™ Platform and Microsoft Azure cloud.
Executing physical verification on large digital designs traditionally consumes significant compute resources for long periods of time—up to days—while requiring high-performance machines with large, expensive physical memory. Given that physical verification is one of the final tasks prior to tapeout, designers are under extreme pressure to meet aggressive design schedules and compute budgets.
The Cadence Pegasus Verification System was built from the ground up for massively distributed implementation on-premises and in the cloud. The Pegasus Verification System’s FlexCompute technology provides dynamic, automated CPU management, saving users from having to specify exact CPU requirements. FlexCompute also optimizes CPU utilization, providing the optimal balance between turnaround time and cloud compute resources. Initial results demonstrated that the Pegasus Verification System in the cloud provided optimal performance and a 20% reduction in cloud compute costs.
“Driven by the constant push to meet consumer demands while coping with increasingly larger design sizes, design teams can look to the cloud to verify designs with flexible compute resources,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “Our continued collaboration with Cadence and Microsoft through the TSMC OIP Cloud Alliance has given our mutual customers fast, easy access to our advanced technologies and Cadence’s leading design solutions in a cloud environment running on Microsoft Azure. This collective effort lets customers manage giga-scale designs effectively, so they can achieve significant run-time speedup and bring differentiated products to market sooner, with higher quality.”
“Through our latest work with TSMC and Microsoft, we’ve continued to deliver innovations that help customers resolve their most pressing physical verification design challenges,” said Dr. Chin-Chi Teng, senior vice president and general manager of the Digital & Signoff Group at Cadence. “Using our Pegasus Verification System with its FlexCompute technologies and the ready-to-use CloudBurst environment with the Microsoft Azure cloud platform and TSMC’s technologies gives our customers the competitive edge they need to efficiently manage compute costs for time-sensitive chip design projects.”
Mujtaba Hamid, GM Modeling and Simulation at Microsoft Azure, added, “As leading-edge designs create new challenges for engineering teams, we continue to optimize the Microsoft Azure cloud for silicon development to meet the complex, variable infrastructure needs of our mutual customers, extending the limits of giga-scale designs. Our continued collaboration with the Cadence and TSMC teams further advances cost-effective silicon design signoff via the cloud, enabling engineers to meet their time-to-market challenges while managing advanced-node complexity.”
Suggested Items
Rules of Thumb for PCB Layout
11/21/2024 | Andy Shaughnessy, I-Connect007The dictionary defines a “rule of thumb” as “a broadly accurate guide or principle, based on experience or practice rather than theory.” Rules of thumb are often the foundation of a PCB designer’s thought process when tackling a layout. Ultimately, a product spec or design guideline will provide the detailed design guidance, but rules of thumb can help to provide the general guidance that will help to streamline the layout process and avoid design or manufacturing issues.
PCB Design Software Market Expected to Hit $9.2B by 2031
11/21/2024 | openPRThis report provides an overview of the PCB design software market, detailing key market drivers, challenges, technological advancements, regional dynamics, and future trends. With a projected compound annual growth rate (CAGR) of 13.4% from 2024 to 2031, the market is expected to grow from USD 3.9 billion in 2024 to USD 9.2 billion by 2031.
KYZEN to Spotlight KYZEN E5631, AQUANOX A4618 and Process Control at SMTA Silicon Valley Expo and Tech Forum
11/21/2024 | KYZEN'KYZEN, the global leader in innovative environmentally friendly cleaning chemistries, will exhibit at the SMTA Silicon Valley Expo & Tech Forum on Thursday, December 5, 2024 at the Fremont Marriott Silicon Valley in Fremont, CA.
Flexible Thinking: Rules of Thumb: A Word to the Wise
11/20/2024 | Joe Fjelstad -- Column: Flexible ThinkingIn the early days of electronics manufacturing—especially with PCBs—there were no rules. Engineers, scientists, and technicians largely felt their way around in the dark, making things up as they went along. There was a great deal of innovation, guessing, and testing to make sure that early guidelines and estimates were correct by testing them. Still, they frequently made mistakes.
Cadence Unveils Arm-Based System Chiplet
11/20/2024 | Cadence Design SystemsCadence has announced a groundbreaking achievement with the development and successful tapeout of its first Arm-based system chiplet. This innovation marks a pivotal advancement in chiplet technology, showcasing Cadence's commitment to driving industry-leading solutions through its chiplet architecture and framework.