Marcy’s Musings: From Pitch to PO—The Sales Stack
It’s Only Common Sense: Knowing When to Walk Away
Dan’s Biz Bookshelf: ‘Elevate: Push Beyond Your Limits'
Siemens Announces Certifications for TSMC’s Latest Processes
April 28, 2023 | SiemensEstimated reading time: 2 minutes
Siemens Digital Industries Software announced at the TSMC 2023 North America Technology Symposium a range of new certifications and collaborations with longtime partner TSMC, resulting in key achievements toward enabling Siemens EDA technologies for the foundry’s latest process technologies.
Calibre platform certified for N3E processes
Siemens’ industry-leading Calibre® nmPlatform tool for integrated circuit (IC) verification sign-off is now fully certified for TSMC’s advanced N3E and N2 processes, including Calibre® nmDRC software, Calibre® YieldEnhancer™ software, Calibre® PERC™ software, Calibre® xACT™ software and Calibre® nmLVS software.
TSMC and Siemens have also collaborated to certify Siemens’ mPower™ analog software for transistor-level electromigration and IR drop (EM/IR) sign-off for TSMC’s N3E process. This achievement allows mutual customers to apply the mPower solutions’ unique EM/IR signoff solution to their next-generation analog designs. Further, TSMC and Siemens are now collaborating to certify mPower™ digital software for TSMC’s N3E process.
“Our long-standing collaboration with Siemens brings innovative design solutions to our mutual customers and can enable success in the fast-moving semiconductor market,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “We look forward to continuing to provide our mutual customers with best-in-class technologies and solutions for optimized performance, power, and area.”
New certifications for Analog FastSPICE platform
Siemens’ Analog FastSPICE platform for circuit verification of nanometer analog, radio frequency (RF), mixed-signal, memory, and custom digital circuits has successfully achieved TSMC certification for the foundry’s advanced N5A, N3E, and N2 processes. Further, as part of the custom design reference flow (CDRF) for TSMC’s N3E and N4P processes, Siemens’ Analog FastSPICE platform now supports TSMC’s Reliability Aware Simulation technology, which addresses IC aging and real-time self-heating effects among other advanced reliability features. TSMC’s N4P CDRF also includes Siemens’ Solido™ Variation Designer software for advanced variation-aware verification at high sigma.
New certification for Siemens’ Tanner software
Siemens has also enhanced its Tanner™ software, which helps customers design and lay out their next-generation analog and mixed-signal ICs. By working in close collaboration with the TSMC team to develop the required functionality, Siemens’ Tanner software is now able to efficiently and successfully tape out a design at TSMC’s 16nm node. This achievement is one of many milestones resulting from Siemens’ ongoing investment to massively transform the Tanner portfolio into an enterprise-ready design environment with the ability to support advanced process nodes. Part of this effort includes Siemens’ close collaboration with TSMC on many initiatives, including the establishment of Tanner software iPDK support for legacy nodes, and emerging support for advanced nodes.
“We are excited that our partnership with TSMC is offering innovative new solutions that enable success for our customers,” said Joe Sawicki, EVP of IC EDA at Siemens Digital Industries Software. “These new certifications and milestones further demonstrate our commitment to driving digital transformation in the semiconductor industry with our longtime foundry partner TSMC.”
Share on:
Suggested Items
Microchip Enters into Partnership Agreement with Delta Electronics on Silicon Carbide Solutions
07/18/2025 | Globe NewswireThe growth of artificial intelligence (AI) and the electrification of everything are driving an ever-increasing demand for higher levels of power efficiency and reliability.
ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q1 2025
07/16/2025 | SEMIElectronic System Design (ESD) industry revenue increased 12.8% to $5,098.3 million in the first quarter of 2025 from the $4,521.6 million registered in the first quarter of 2024, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Beyond Design: Refining Design Constraints
07/17/2025 | Barry Olney -- Column: Beyond DesignBefore starting any project, it is crucial to develop a thorough plan that encompasses all essential requirements. This ensures that the final product not only aligns with the design concept but is also manufacturable, reliable, and meets performance expectations. High-speed PCB design requires us to not only push technological boundaries but also consider various factors related to higher frequencies, faster transition times, and increased bandwidths during the design process.
Prague PEDC: Call for Abstracts Deadline July 31
07/16/2025 | Pan-European Electronics Design Conference (PEDC)The second Pan-European Electronics Design Conference (PEDC) will take place Jan. 21-22, 2026, in Prague, Czech Republic. The call for abstracts deadline is July 31. Organized jointly by the German Electronics Design and Manufacturing Association (FED) and the Global Electronics Association PEDC serves as a European platform for knowledge exchange, networking, and innovation in electronics design and development.
The Pulse: Design Constraints for the Next Generation
07/17/2025 | Martyn Gaudion -- Column: The PulseIn Europe, where engineering careers were once seen as unpopular and lacking street credibility, we have been witnessing a turnaround in the past few years. The industry is now welcoming a new cohort of designers and engineers as people are showing a newfound interest in the profession.