Facing the Future: The Role of 5G and Beyond in Shaping PCB Demand
It’s Only Common Sense: Stop Pitching, Start Listening
Trouble in Your Tank: Causes of Plating Voids, Pre-electroless Copper
Siemens Announces Certifications for TSMC’s Latest Processes
April 28, 2023 | SiemensEstimated reading time: 2 minutes
Siemens Digital Industries Software announced at the TSMC 2023 North America Technology Symposium a range of new certifications and collaborations with longtime partner TSMC, resulting in key achievements toward enabling Siemens EDA technologies for the foundry’s latest process technologies.
Calibre platform certified for N3E processes
Siemens’ industry-leading Calibre® nmPlatform tool for integrated circuit (IC) verification sign-off is now fully certified for TSMC’s advanced N3E and N2 processes, including Calibre® nmDRC software, Calibre® YieldEnhancer™ software, Calibre® PERC™ software, Calibre® xACT™ software and Calibre® nmLVS software.
TSMC and Siemens have also collaborated to certify Siemens’ mPower™ analog software for transistor-level electromigration and IR drop (EM/IR) sign-off for TSMC’s N3E process. This achievement allows mutual customers to apply the mPower solutions’ unique EM/IR signoff solution to their next-generation analog designs. Further, TSMC and Siemens are now collaborating to certify mPower™ digital software for TSMC’s N3E process.
“Our long-standing collaboration with Siemens brings innovative design solutions to our mutual customers and can enable success in the fast-moving semiconductor market,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “We look forward to continuing to provide our mutual customers with best-in-class technologies and solutions for optimized performance, power, and area.”
New certifications for Analog FastSPICE platform
Siemens’ Analog FastSPICE platform for circuit verification of nanometer analog, radio frequency (RF), mixed-signal, memory, and custom digital circuits has successfully achieved TSMC certification for the foundry’s advanced N5A, N3E, and N2 processes. Further, as part of the custom design reference flow (CDRF) for TSMC’s N3E and N4P processes, Siemens’ Analog FastSPICE platform now supports TSMC’s Reliability Aware Simulation technology, which addresses IC aging and real-time self-heating effects among other advanced reliability features. TSMC’s N4P CDRF also includes Siemens’ Solido™ Variation Designer software for advanced variation-aware verification at high sigma.
New certification for Siemens’ Tanner software
Siemens has also enhanced its Tanner™ software, which helps customers design and lay out their next-generation analog and mixed-signal ICs. By working in close collaboration with the TSMC team to develop the required functionality, Siemens’ Tanner software is now able to efficiently and successfully tape out a design at TSMC’s 16nm node. This achievement is one of many milestones resulting from Siemens’ ongoing investment to massively transform the Tanner portfolio into an enterprise-ready design environment with the ability to support advanced process nodes. Part of this effort includes Siemens’ close collaboration with TSMC on many initiatives, including the establishment of Tanner software iPDK support for legacy nodes, and emerging support for advanced nodes.
“We are excited that our partnership with TSMC is offering innovative new solutions that enable success for our customers,” said Joe Sawicki, EVP of IC EDA at Siemens Digital Industries Software. “These new certifications and milestones further demonstrate our commitment to driving digital transformation in the semiconductor industry with our longtime foundry partner TSMC.”
Share on:
Suggested Items
Beyond the Board: Empowering the Next Generation of Tech Innovators in Electronics
05/13/2025 | Jesse Vaughan -- Column: Beyond the BoardThe electronics industry is at the heart of technological progress, driving innovative advancements that shape our world. Yet, despite the sector's rapid evolution, it faces a looming challenge: attracting and retaining young talent. With an aging workforce and an increasing demand for skilled professionals, the industry must find ways to inspire the next generation of innovators.
The Shaughnessy Report: Solving the Data Package Puzzle
05/12/2025 | Andy Shaughnessy -- Column: The Shaughnessy ReportIf you ask fabricators about their biggest challenges, they’ll often point at PCB designers—the readers of this magazine. Yes, you! Why is it so difficult to create the ideal data package? It’s a fairly straightforward task. But this part of the design process keeps tripping up designers, even those who started in the industry before Pink Floyd split up.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/09/2025 | Andy Shaughnessy, Design007 MagazineTrade show season is wrapping up as we head into summer. Where has the time gone? I hope you all get the chance to take a vacation this year, because I know you’ve earned one. Speaking of which, when was my last vacay? If I can’t remember, it’s probably time for one. It’s been a busy week in electronics, with fallout from the back-and-forth on tariffs taking up most of the oxygen in the room. We have quite an assortment of articles and columns for you in this installment of Must-Reads. See you next time.
Imec Coordinates EU Chips Design Platform
05/09/2025 | ImecA consortium of 12 European partners, coordinated by imec, has been selected in the framework of the European Chips Act to develop the EU Chips Design Platform.
New Issue of Design007 Magazine: Are Your Data Packages Less Than Ideal?
05/09/2025 | I-Connect007 Editorial TeamWhy is it so difficult to create the ideal data package? Many of these simple errors can be alleviated by paying attention to detail—and knowing what issues to look out for. So, this month, our experts weigh in on the best practices for creating the ideal data package for your design.