Cadence AI-Based Virtuoso Studio Certified for Samsung Foundry PDKs for Mature and Advanced Nodes
June 28, 2023 | Cadence Design Systems, Inc.Estimated reading time: 1 minute

Cadence Design Systems, Inc. announced that the AI-based Cadence® Virtuoso® Studio design tools and solutions have been certified by Samsung Foundry. Joint customers can confidently leverage Virtuoso Studio and Samsung’s mature and advanced node process design kits (PDKs) down to SF2 to advance next-generation analog, custom, RF and mixed-signal design.
Customers using Samsung PDKs will benefit from key Cadence product integrations, such as the integration between Virtuoso Studio and the Cadence Pegasus™ Verification System, enabling faster turnaround times and more predictable design cycle times with design rule checks (DRCs), layout versus schematic (LVS), hierarchical metal fill (HMF) insertion and design-for-manufacturing (DFM) signoff. Additionally, the Pegasus Verification Solution enables InDesign physical verification, delivering the broader expansion and inclusion of the Pegasus DRC and fill capabilities within the Virtuoso Studio Layout for 4X faster turnaround times.
The Cadence Voltus™-XFi Custom Power Integrity Solution, also integrated with Virtuoso Studio, is also now optimized and certified for Samsung Foundry’s advanced process technologies. This enables customers to confidently adopt state-of-the-art and future-ready custom IC design flow with Samsung Foundry PDKs. Furthermore, customers benefit from better power usage and improved design performance. The seamless integration of the Cadence Voltus-XFi power-grid-view (PGV) macro models into the Voltus IC Power Integrity Solution, alongside the Virtuoso Studio platform, enables full-chip power integrity signoff.
“Through our continued collaboration with Cadence, we are supporting mutual customers with the latest technologies to design and verify their next-generation hyperscale computing, mobile, automotive and AI offerings,” said Sei Seung Yoon, executive vice president and head of Foundry Design Enablement team at Samsung Electronics. “This collaboration between Cadence and Samsung provides customers with solutions to accelerate design closure on all of Samsung’s process technologies, including our most advanced SF3 and SF2 technologies.”
“Our ongoing engagement with Samsung enables customers to benefit from the most advanced semiconductor design, verification and manufacturing technologies required to create ICs that meet the demands for today’s emerging applications,” said Tom Beckley, senior vice president and general manager in the Custom & Package Group at Cadence. “With Samsung’s certification of the new AI-based Virtuoso Studio, customers can design new ICs with the high-performance benefits afforded by Samsung Foundry’s process technologies.”
Testimonial
"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."
Julia McCaffrey - NCAB GroupSuggested Items
Setting Design Constraints Effectively
07/31/2025 | Stephen V. Chavez, Siemens EDAPCB design requires controlling energy within the medium of a PCB. The manner in which we control the chaos of energy is by implementing and utilizing physical and electrical rules, known as constraints, along with a specific structure and material(s) that make up what is known as the foundation of the design. These rules govern everything within the PCB structure and generally fall into two camps: performance and manufacturability. Setting this foundation correctly is extremely important and the key to success.
MacDermid Alpha Electronics Solutions Unveils Unified Global Website to Deepen Customer, Talent, and Stakeholder Engagement
07/31/2025 | MacDermid Alpha Electronics SolutionsMacDermid Alpha Electronics Solutions, the electronics business of Elements Solutions Inc, today launched macdermidalpha.com - a unified global website built to deepen digital engagement. The launch marks a significant milestone in the business’ ongoing commitment to delivering more meaningful, interactive, and impactful experiences for its customers, talent, and stakeholders worldwide.
Ansys 2025 R2 Enables Next-Level Productivity by Leveraging AI, Smart Automation, and Broader On-Demand Capabilities
07/30/2025 | PRNewswireAnsys, now part of Synopsys, announced 2025 R2, featuring new AI-powered capabilities across the portfolio that accelerate simulation and expand accessibility.
Connect the Dots: Sequential Lamination in HDI PCB Manufacturing
07/31/2025 | Matt Stevenson -- Column: Connect the DotsAs HDI technology becomes mainstream in high-speed and miniaturized electronics, understanding the PCB manufacturing process can help PCB design engineers create successful, cost-effective designs using advanced technologies. Designs that incorporate blind and buried vias, boards with space constraints, sensitive signal integrity requirements, or internal heat dissipation concerns are often candidates for HDI technology and usually require sequential lamination to satisfy the requirements.
Target Condition: The 5 Ws of PCB Design Constraints
07/29/2025 | Kelly Dack -- Column: Target ConditionHave you ever sat down to define PCB design constraints and found yourself staring at a settings window with more checkboxes than a tax form? You’re not alone. For many designers—especially those newer to the layout world—the task of setting up design constraints can feel like trying to write a novel in a language you just started learning.