Trouble in Your Tank: Organic Addition Agents in Electrolytic Copper Plating
Marcy’s Musings: Can You Hear the Voices?
Facing the Future: Successfully Navigating the Uncertain Path Ahead
Cadence AI-Based Virtuoso Studio Certified for Samsung Foundry PDKs for Mature and Advanced Nodes
June 28, 2023 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced that the AI-based Cadence® Virtuoso® Studio design tools and solutions have been certified by Samsung Foundry. Joint customers can confidently leverage Virtuoso Studio and Samsung’s mature and advanced node process design kits (PDKs) down to SF2 to advance next-generation analog, custom, RF and mixed-signal design.
Customers using Samsung PDKs will benefit from key Cadence product integrations, such as the integration between Virtuoso Studio and the Cadence Pegasus™ Verification System, enabling faster turnaround times and more predictable design cycle times with design rule checks (DRCs), layout versus schematic (LVS), hierarchical metal fill (HMF) insertion and design-for-manufacturing (DFM) signoff. Additionally, the Pegasus Verification Solution enables InDesign physical verification, delivering the broader expansion and inclusion of the Pegasus DRC and fill capabilities within the Virtuoso Studio Layout for 4X faster turnaround times.
The Cadence Voltus™-XFi Custom Power Integrity Solution, also integrated with Virtuoso Studio, is also now optimized and certified for Samsung Foundry’s advanced process technologies. This enables customers to confidently adopt state-of-the-art and future-ready custom IC design flow with Samsung Foundry PDKs. Furthermore, customers benefit from better power usage and improved design performance. The seamless integration of the Cadence Voltus-XFi power-grid-view (PGV) macro models into the Voltus IC Power Integrity Solution, alongside the Virtuoso Studio platform, enables full-chip power integrity signoff.
“Through our continued collaboration with Cadence, we are supporting mutual customers with the latest technologies to design and verify their next-generation hyperscale computing, mobile, automotive and AI offerings,” said Sei Seung Yoon, executive vice president and head of Foundry Design Enablement team at Samsung Electronics. “This collaboration between Cadence and Samsung provides customers with solutions to accelerate design closure on all of Samsung’s process technologies, including our most advanced SF3 and SF2 technologies.”
“Our ongoing engagement with Samsung enables customers to benefit from the most advanced semiconductor design, verification and manufacturing technologies required to create ICs that meet the demands for today’s emerging applications,” said Tom Beckley, senior vice president and general manager in the Custom & Package Group at Cadence. “With Samsung’s certification of the new AI-based Virtuoso Studio, customers can design new ICs with the high-performance benefits afforded by Samsung Foundry’s process technologies.”
Share on:
Suggested Items
Real Time with... IPC APEX EXPO 2025: Aster–Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.
Real Time with... IPC APEX EXPO 2025: Emerging Trends in Design and Technology
04/16/2025 | Real Time with...IPC APEX EXPOAndy Shaughnessy speaks with IPC design instructor Kris Moyer to discuss emerging design trends. They cover UHDI technology, 3D printing, and optical data transmission, emphasizing the importance of a skilled workforce. The role of AI in design is highlighted, along with the need for understanding physics and mechanics as designs become more complex. The conversation concludes with a focus on enhancing math skills for better signal integrity.
Electronic System Design Industry Posts $4.9 Billion in Revenue in Q4 2024
04/15/2025 | SEMIElectronic System Design (ESD) industry revenue increased 11% to $4,927.3 million in the fourth quarter of 2024 from the $4440.9 million reported in the fourth quarter of 2023, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Connect the Dots: Involving Manufacturers Earlier Prevents Downstream Issues
04/17/2025 | Matt Stevenson -- Column: Connect the DotsIf you have read any of my earlier columns, you know I am passionate about helping designers design for the reality of manufacturing. Designing for manufacturability (DFM) is a team sport. DFM is a design process that looks forward to the manufacturing process and integrates with it so that manufacturing requirements and capabilities can be accurately reflected in the design work.
Global PCB Connections: The Next Wave of HDI PCBs– How Design Engineers Can Stay Ahead
04/17/2025 | Jerome Larez -- Column: Global PCB ConnectionsHigh density interconnect (HDI) printed circuit boards have come a long way from their origins as a niche technology for miniaturized applications. Today, HDI PCBs are at the forefront of innovation, driven by an insatiable demand for faster, smaller, and more powerful electronic devices. As consumer electronics, 5G infrastructure, and AI-driven systems advance, design engineers must stay ahead of the curve to ensure their PCB designs meet evolving industry demands.