Trouble in Your Tank: Organic Addition Agents in Electrolytic Copper Plating
Marcy’s Musings: Can You Hear the Voices?
Facing the Future: Successfully Navigating the Uncertain Path Ahead
Ansys Multiphysics Solutions Enable Signoff Verification for Intel 16 Process Node
July 11, 2023 | PRNewswireEstimated reading time: 1 minute
Intel Foundry Services (IFS) certified Ansys multiphysics solutions for signoff verification of advanced integrated circuits (ICs) designed with the Intel 16 silicon manufacturing process. The predictive accuracy of Ansys' power integrity and signal integrity platforms helps designers increase the performance of edge AI, graphic processing, and wireless communication products by avoiding wasteful over-design. The collaboration with IFS validated a seamless electronic design automation (EDA) flow that delivers high productivity for joint customers.
Ansys Redhawk-SC, Ansys Totem, and Ansys PathFinder-SC (pictured) support power integrity, signal integrity, and reliability signoff requirements for the Intel 16 process node
Ansys RedHawk-SC and Ansys Totem are recognized as industry standards for power integrity signoff of digital and analog designs. The solutions' cloud-enabled data infrastructure provides unparalleled capacity to analyze full-chip designs, hierarchically or flat. Ansys PathFinder-SC uses the same elastic compute infrastructure to verify the electrostatic discharge (ESD) protection circuitry found on all chips.
"Ansys and IFS, with a history of close collaboration, are pleased with the broad support of our Intel 16 process including our RF capabilities," said Rahul Goyal, vice president & general manager for Intel's Product & Design Ecosystem Enablement group. "We believe in providing our foundry customers with the widest possible array of industry-leading EDA tools that work in their existing design platforms and that make optimal use of our advanced manufacturing technology."
"Ansys works with leading foundry partners like Intel Foundry Services to address complex multiphysics challenges and meet stringent power, performance, and reliability requirements," said John Lee, vice president and general manager of the electronics, semiconductor, and optics business unit at Ansys. "Ansys' signoff platform helps empower mutual customers to accelerate design convergence with greater confidence thanks to the collaborative work between the companies to ensure silicon predictive accuracy and a smooth user experience."
Share on:
Suggested Items
Real Time with... IPC APEX EXPO 2025: Aster–Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.
Real Time with... IPC APEX EXPO 2025: Emerging Trends in Design and Technology
04/16/2025 | Real Time with...IPC APEX EXPOAndy Shaughnessy speaks with IPC design instructor Kris Moyer to discuss emerging design trends. They cover UHDI technology, 3D printing, and optical data transmission, emphasizing the importance of a skilled workforce. The role of AI in design is highlighted, along with the need for understanding physics and mechanics as designs become more complex. The conversation concludes with a focus on enhancing math skills for better signal integrity.
Electronic System Design Industry Posts $4.9 Billion in Revenue in Q4 2024
04/15/2025 | SEMIElectronic System Design (ESD) industry revenue increased 11% to $4,927.3 million in the fourth quarter of 2024 from the $4440.9 million reported in the fourth quarter of 2023, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Connect the Dots: Involving Manufacturers Earlier Prevents Downstream Issues
04/17/2025 | Matt Stevenson -- Column: Connect the DotsIf you have read any of my earlier columns, you know I am passionate about helping designers design for the reality of manufacturing. Designing for manufacturability (DFM) is a team sport. DFM is a design process that looks forward to the manufacturing process and integrates with it so that manufacturing requirements and capabilities can be accurately reflected in the design work.
Global PCB Connections: The Next Wave of HDI PCBs– How Design Engineers Can Stay Ahead
04/17/2025 | Jerome Larez -- Column: Global PCB ConnectionsHigh density interconnect (HDI) printed circuit boards have come a long way from their origins as a niche technology for miniaturized applications. Today, HDI PCBs are at the forefront of innovation, driven by an insatiable demand for faster, smaller, and more powerful electronic devices. As consumer electronics, 5G infrastructure, and AI-driven systems advance, design engineers must stay ahead of the curve to ensure their PCB designs meet evolving industry demands.