Cadence Custom/Analog Design Migration Flow Accelerates Adoption of TSMC Advanced Process TechnologiesSeptember 26, 2023 | Cadence Design Systems, Inc.
Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced the expansion of its node-to-node design migration flow based on the Cadence® Virtuoso® Studio, which is compatible with all TSMC advanced nodes, including the latest N3E and N2 process technologies. This generative design migration flow was developed by Cadence and TSMC to provide joint customers with a simplified and automated approach to migrating custom and analog IC designs among TSMC’s advanced process technologies. Customers already using the flow have successfully reduced migration time by up to 3X when compared with manual migration.
Virtuoso Studio facilitates the migration of schematic cells, parameters, pins and wiring from one TSMC process node to another. The Virtuoso ADE Suite’s simulation and circuit optimization environment then tunes and optimizes the new schematic to ensure the design achieves all required specifications and measurements. Cadence and TSMC customers can then automatically recognize and extract groups of devices in an existing layout, and apply them to similar groups in the new layout, using Virtuoso Layout Suite’s generative design technology.
This flow allows customers to migrate a wide range of analog designs on TSMC process technologies. TSMC process nodes supported by this flow include:
- N40 to N22
- N22 to N12
- N12 to N6
- N6 to N4
- N5 to N3E
- N4/N5 to N3E
- N3E to N2
“Many TSMC customers are looking to migrate legacy designs to TSMC advanced processes to take full advantage of the higher performance and lower power benefits that TSMC provides,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “We have worked closely with Cadence to offer our mutual customers the ability to easily migrate their valuable custom IP. These enhanced PDKs and methodologies simplify and accelerate the design migration process and speed time to market.”
“Through the expansion of our collaboration with TSMC on custom/analog process migration, our joint customers benefit from our generative technologies that make custom/analog migration simpler and less time-consuming,” said Tom Beckley, senior vice president and general manager in the Custom IC & PCB Group at Cadence. “Using our new Virtuoso Studio, we’ve developed an advanced migration flow to help our mutual customers be more productive and meet stringent time-to-market goals.”
Cadence Virtuoso Studio supports the Cadence Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence.
Amkor Technology, Inc., a leading provider of semiconductor packaging and test services, has announced its plan to build an advanced packaging and test facility in Peoria, Arizona.
Ansys Collaborates with TSMC and Microsoft to Accelerate Mechanical Stress Simulation for 3D-IC Reliability in the Cloud11/20/2023 | ANSYS
Ansys has collaborated with TSMC and Microsoft to validate a joint solution for analyzing mechanical stresses in multi-die 3D-IC systems manufactured with TSMC’s 3DFabric™ advanced packaging technologies.
Cadence Design Systems, Inc. announced that it has won four Open Innovation Platform® (OIP) Partner of the Year awards from TSMC for its EDA and IP design solutions.
Siemens, TSMC Collaborate to Help Mutual Customers Optimize Designs Using Foundry's Newest Advancements09/29/2023 | Siemens
Siemens Digital Industries Software announced new certifications and collaborations with longtime partner TSMC, resulting in the successful qualification of multiple industry-leading Siemens EDA product lines for the foundry’s latest process technologies.
TSMC announced the new 3Dblox 2.0 open standard and major achievements of its Open Innovation Platform (OIP) 3DFabric Alliance at the TSMC 2023 OIP Ecosystem Forum.