Keysight, Synopsys, and Ansys Accelerate RFIC Semiconductor Design for TSMC
September 28, 2023 | Keysight Technologies, Inc.Estimated reading time: 3 minutes
Keysight Technologies, Inc., Synopsys, Inc., and Ansys announced a new reference flow for the TSMC N4PRF, the world's leading semiconductor foundry's advanced 4 nanometer (nm) radio frequency (RF) FinFET process technology. The reference flow is based on the Synopsys Custom Design Family, which provides a complete RF design solution for customers seeking an open RF design environment with higher predictive accuracy and productivity. It provides designers with a choice of best-in-class solutions and includes validated integrations with radio frequency integrated circuit (RFIC) design and interactive electromagnetic (EM) analysis tools from Keysight and EM modeling and signoff power integrity solutions from Ansys.
Next-generation wireless systems feature higher bandwidth, more connected devices, lower latency, and broader coverage. Design complexity of RF integrated circuits used for wireless data transmission such as transceivers and RF front-end components continues to grow. Higher circuit frequencies, smaller feature sizes, and complex layout-dependent-effects make high speed design physics challenging, requiring more accurate and comprehensive modeling and simulation to achieve the highest performance and robust product reliability.
The TSMC N4PRF design reference flow improves design turnaround time and layout productivity in the Synopsys Custom Compiler™ design and layout environment with rigorous validation using critical design components including low noise amplifiers (LNAs) and LC-tuned voltage controlled oscillators (LC VCOs). The reference flow features industry-leading tools that enable efficient passive device synthesis, EM model extraction, thermal-aware electromigration analysis extended to include device metal, and post-layout extraction with correct handling of circuit under inductor (CUI) structures.
In addition to Synopsys Custom Compiler, the open, modern reference flow incorporates:
Signoff accuracy circuit simulation performance from Synopsys PrimeSim™ simulation tools and PrimeSim™ Reliability Environment, and signoff physical verification and extraction solutions from Synopsys IC Validator™ and Synopsys StarRC™.
Ansys Totem™ provides thermal-aware signoff electromigration verification and power integrity analysis (EM/IR). RaptorX™ and Exalto™ provide electromagnetic modeling, with unique CUI features enabling significant area reductions. VeloceRF™ delivers fully automatic silicon layout synthesis for electromagnetic devices including multi-layer inductor spiral, baluns/transformers, and transmission lines.
Keysight PathWave ADS RFPro provides rapid, interactive EM-circuit co-simulation and analysis to find and fix layout-dependent-effects up front in the development cycle. PathWave RFIC design (GoldenGate) supports harmonic balance simulation in early chip design and verification process.
Niels Faché, Vice President and General Manager, Keysight EDA, said: "Keysight, Synopsys, and Ansys have expanded their strategic technology collaboration with TSMC to deliver the next level in RF design for TSMC's advanced 4nm RF technology. We've witnessed RF designers struggling to use older-generation solutions and flows that were never intended for today's WiFi-7 system-on-chip and RF subsystem designs. New layout-dependent-effects make detailed simulation and modeling that is signoff accurate a must-have. Other commercial tools and workflows do not always include these newest foundry requirements, and often lack the capacity to model modern analog designs with hundreds of coupled signal ports."
Sanjay Bali, Vice President Strategy and Product Management EDA Group, Synopsys, said: "Synopsys, Ansys, and Keysight have harnessed decades of expertise in custom analog, RF, and multi-physics design to reduce risk and accelerate success for our mutual customers. Our latest collaboration with Ansys and Keysight on the new RF design reference flow supporting TSMC's advanced N4P process provides an open and optimized flow that delivers exceptional quality-of-results for advanced WiFi-7 systems."
John Lee, Vice President and General Manager, Electronics, Semiconductor, Optics Business, Ansys, said, "Multiphysics raises novel challenges for our customers to optimize power, area, reliability, and performance as RF frequencies climb into the millimeter wave and sub-THz range. First-pass customer success depends upon applying best-in-class solutions across the design flow. Our partnership with Keysight and Synopsys is working closely with TSMC to make our industry-leading power integrity and electromagnetic modeling technology available in a custom design flow that responds to the needs of high-speed circuit designers."
Suggested Items
SP Manufacturing Expands with New Malaysia Plant, Acquires Ideal Jacobs
12/26/2024 | PRNewswireSP Manufacturing (SPM), a leader in Electronic Manufacturing Services (EMS), is strengthening its global presence with two major moves: opening a new manufacturing facility in Senai, Malaysia, and successfully acquiring Ideal Jacobs Corporation.
Robosys, ACUA Ocean + OREC Secure Funding For Collaborative Autonomy Project
12/25/2024 | RobosysAdvanced maritime autonomy developer, Robosys Automation, supported by USV manufacturer, ACUA Ocean, and Offshore Renewable Energy Catapult (OREC), have jointly secured grant funding through Innovate UK.
IPC Announces New Training Course: PCB Design for Military & Aerospace Applications
12/23/2024 | IPCIPC announced the launch of a new training course: PCB Design for Military & Aerospace Applications.
Effects of Advanced Packaging and Stackup Design
12/26/2024 | I-Connect007 Editorial TeamKris Moyer teaches several PCB design classes for IPC and Sacramento State, including advanced PCB design. His advanced design classes take on some really interesting topics, including the impact of a designer’s choice of advanced packaging upon the design of the layer stackup. Kris shares his thoughts on the relationship between packaging and stackup, what PCB designers need to know, and why he believes, “The rules we used to live by are no longer valid.”
Beyond Design: AI-driven Inverse Stackup Optimization
12/26/2024 | Barry Olney -- Column: Beyond DesignArtificial intelligence (AI) is transforming how we conceptualize and design everything from satellites to PCBs. Traditionally, stackup planning is a manual process that can be multifaceted and relies heavily on the designer's expertise. Despite having best practices and various field solvers to optimize parameters, stackup planning remains challenging for complex designs with advanced packaging, several layers, multiple power pours, and controlled impedance requirements.