Cadence Joins Arm Total Design to Accelerate Development of Arm-Based Custom SoCs
October 18, 2023 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced it has joined Arm® Total Design, aimed at supporting and accelerating the development of highly differentiated custom SoCs based on Arm Neoverse™ Compute Subsystems (CSS). As part of this collaboration, Arm and Cadence customers can accelerate their SoC design process through access to Cadence’s full-flow system-level design verification and implementation solutions.
Neoverse CSS delivers world-class performance for the latest Arm CPUs and system IP on leading-edge technology. Cadence joining Arm Total Design will help mutual customers create differentiated products on a verified, customizable subsystem while reducing development costs, minimizing risk, and shortening the time-to-market for designs. The Cadence full-flow digital design, verification, and design IP solutions are validated for Arm Neoverse CSS, including the Cadence® Joint Enterprise Data and AI (JedAI) platform and generative AI-based solutions, which includes the Cadence Cerebrus™ Intelligent Chip Explorer and Verisium™ AI-Driven Verification Platform. Additionally, mutual customers will have access to turnkey Cadence Design Services to take Arm-based systems from concept to tapeout, helping achieve first-pass silicon success.
“Arm Total Design brings together critical expertise for empowering the industry to rapidly innovate on Neoverse CSS while taking advantage of the vast software ecosystem built around Arm,” said Mohamed Awad, senior vice president and general manager, Infrastructure Line of Business at Arm. “Cadence is bringing their expertise in system verification and digital implementation to Arm Total Design, enabling our joint customers with seamless support for advanced tools and flows, and streamlining custom silicon design on Arm.”
“Arm Neoverse CSS simplifies customers’ path to high-performance silicon by providing a complete compute subsystem that is drop-in ready for today’s high-performance system demands,” said Paul Cunningham, senior vice president and general manager of the System & Verification Group at Cadence. Cadence. “Cadence is happy to be part of Arm Total Design and help our mutual customers access solutions based on Neoverse CSS that will help them design differentiated products while lowering overall cost and shortening time-to-market.”
Cadence offers the broadest suite of generative AI solutions for chip to system design, built on the JedAI Platform and including the Cadence Cerebrus Intelligent Chip Explorer, Allegro® X AI Technology, Optimality™ Intelligent System Explorer, Verisium AI-Driven Verification Platform, and Virtuoso® Studio.
Suggested Items
Robosys, ACUA Ocean + OREC Secure Funding For Collaborative Autonomy Project
12/25/2024 | RobosysAdvanced maritime autonomy developer, Robosys Automation, supported by USV manufacturer, ACUA Ocean, and Offshore Renewable Energy Catapult (OREC), have jointly secured grant funding through Innovate UK.
IPC Announces New Training Course: PCB Design for Military & Aerospace Applications
12/23/2024 | IPCIPC announced the launch of a new training course: PCB Design for Military & Aerospace Applications.
Effects of Advanced Packaging and Stackup Design
12/26/2024 | I-Connect007 Editorial TeamKris Moyer teaches several PCB design classes for IPC and Sacramento State, including advanced PCB design. His advanced design classes take on some really interesting topics, including the impact of a designer’s choice of advanced packaging upon the design of the layer stackup. Kris shares his thoughts on the relationship between packaging and stackup, what PCB designers need to know, and why he believes, “The rules we used to live by are no longer valid.”
Beyond Design: AI-driven Inverse Stackup Optimization
12/26/2024 | Barry Olney -- Column: Beyond DesignArtificial intelligence (AI) is transforming how we conceptualize and design everything from satellites to PCBs. Traditionally, stackup planning is a manual process that can be multifaceted and relies heavily on the designer's expertise. Despite having best practices and various field solvers to optimize parameters, stackup planning remains challenging for complex designs with advanced packaging, several layers, multiple power pours, and controlled impedance requirements.
Spotlight on PEDC: Filbert Arzola
12/19/2024 | Andy Shaughnessy, Design007 MagazineIPC and FED have teamed up to create a new PCB design conference in Vienna, Austria. The Pan-European Electronics Design Conference (PEDC) takes place Jan. 29-30 at the NH Danube City hotel in Vienna. Raytheon’s Filbert Arzola is presenting “Engineering and Adapting Model-based PCB Design in Step with Sustainability and Digital Twins” at PEDC. I asked Filbert to discuss what attendees can expect from his class.