Dan’s Biz Bookshelf: ‘Costovation: Innovation That Gives Your Customers Exactly What They Want—And Nothing More’
The Right Approach: ‘Twas the Night Before Christmas (Harley-style)
It’s Only Common Sense: Dear Santa, Here’s My Sales Wish List
GUC Tapes Out Complex 3D Stacked Die Design on Advanced FinFET Node Using Cadence Integrity 3D-IC Platform
January 10, 2024 | Cadence Design SystemsEstimated reading time: 2 minutes
Global Unichip Corporation (GUC), a leading global ASIC provider, has successfully taped out a complex 3D stacked die design on an advanced FinFET node process. The design, which involves a memory-on-logic configuration achieved with a wafer-on-wafer (WoW) structure using a flip-chip chip scale package, was created using the Cadence Integrity 3D-IC Platform. Seamless integration between the Cadence Integrity System Planner and Cadence Innovus Implementation System in the Integrity 3D-IC platform enabled the die-to-die interface planning and hierarchical die stacking in this complex design. This WoW design has been validated with first-pass silicon success.
The Integrity 3D-IC platform provides on-chip and off-chip analysis flows that enable cross-die timing, power planning, IR and thermal analysis, and seamless physical verification for the WoW 3D stack. To tape out this design, GUC used the Integrity 3D-IC platform with a specific focus on cross-die 3D planning and integrated analysis tools for system-level analysis. After planning, the 3D stacked die went through full implementation with the Innovus system. IR analysis was performed with the Voltus IC Power Integrity Solution, followed by early system-level LVS verification available through the Integrity 3D-IC platform.
“This tapeout of wafer-on-wafer stacked die design technology at advanced FinFET nodes is a big step towards realizing the full potential of true 3D-IC technology,” said Louis Lin, senior vice president of Design Services at GUC. “Using Cadence’s Integrity 3D-IC platform working seamlessly across all layers of a full 3D stack, we were able to implement a complex stacked die design on a flip-chip chip scale package using state-of-the-art techniques for cross-die partitioning, timing analysis, package layout, and analysis. The comprehensive nature of Cadence’s 3D-IC platform solution enabled us to handle the complexity and deliver an innovative multi-die stacked design on advanced FinFET nodes.”
Dr. Chin-Chi Teng, senior vice president and general manager in the Digital and Signoff Group at Cadence, said, “With the increase in demand for automation for multi-die solutions, it is necessary to provide a comprehensive solution for handling both the on-chip and off-chip complexity of a stacked die system. Cadence’s Integrity 3D-IC platform for unified 3D-IC design and analysis ties our best-in-class implementation technologies for SoC and package design with system-level planning and analysis. As the industry continues to move to different configurations of 3D stacked dies, the Integrity 3D-IC platform is a key enabler in achieving system-driven power, performance, and area through system technology co-optimization for next-generation 3D-IC designs.”
The automation and comprehensive nature of the Cadence Integrity 3D-IC platform solution enabled GUC to deliver an innovative multi-die stacked design on advanced FinFET nodes, laying the foundation for the development of next-generation 3D-IC designs.
Share on:
Suggested Items
INVISIO Secures SEK 115 Million Order for Intercom and Dismounted Soldier Systems
12/16/2024 | INVISIOINVISIO has received a significant order from an existing European customer for its Intercom and Dismounted Soldier systems. Deliveries are set to commence immediately and are expected to be completed by Q1 2025.
Dana on Data: Merging 2D Electrical, 3D Mechanical Worlds
12/04/2024 | Dana Korf -- Column: Dana on DataImagine the day when placing components and routing signal traces and power planes are not constrained by 2D PCB fabrication processes and materials. Astronauts working on the space station have equipment mounted on all axes. They are not constrained by having to stand on a flat surface. They already have a 3D printer at the space station. Why can’t we create PCBs in a 3D space?
ZESTRON South Asia releases whitepaper – Impact of Cleaning Technology on Discrete Packaging - The Difference in Wire Bonding Yield
12/02/2024 | ZESTRONZESTRON, the global leading provider of high precision cleaning products, services, and training solutions in the electronics manufacturing and semiconductor industries, is pleased to release the whitepaper “Impact of Cleaning Technology on Discrete Packaging - The Difference in Wire Bonding Yield”
Beyond Design: High-speed Rules of Thumb
11/21/2024 | Barry Olney -- Column: Beyond DesignThe idiom “rule of thumb” is often used in electronics design and has its origins in the practice of measuring roughly with one’s thumb. Rules of thumb are easy-to-remember, broadly accurate guides or principles based on practice rather than theory. They are used to help feed our intuition to find a quick solution based on experience. We are often forced to use rules of thumb in PCB design in the absence of expensive analysis tools. We also use them to get quick ballpark figures initially and then fine-tune the numbers with further analysis. We can use rules of thumb as a sanity check to assess whether we are using our tools correctly. In this month’s column, I will present some commonly used and helpful rules for high-speed PCB design.
Indie Semiconductor Extends Automotive Photonics Leadership with Advanced Optical Component Integration Capabilities
11/20/2024 | indie Semiconductorindie Semiconductor, an automotive solutions innovator, has extended its photonics offering with the addition of in-house photonics integration, packaging and system test capabilities.