Dan’s Biz Bookshelf: Four Important Books You Need to Read (Not Just Say You Have)
The Marketing Minute: Cracking the Code of Technical Marketing
GUC Tapes Out Complex 3D Stacked Die Design on Advanced FinFET Node Using Cadence Integrity 3D-IC Platform
January 10, 2024 | Cadence Design SystemsEstimated reading time: 2 minutes
Global Unichip Corporation (GUC), a leading global ASIC provider, has successfully taped out a complex 3D stacked die design on an advanced FinFET node process. The design, which involves a memory-on-logic configuration achieved with a wafer-on-wafer (WoW) structure using a flip-chip chip scale package, was created using the Cadence Integrity 3D-IC Platform. Seamless integration between the Cadence Integrity System Planner and Cadence Innovus Implementation System in the Integrity 3D-IC platform enabled the die-to-die interface planning and hierarchical die stacking in this complex design. This WoW design has been validated with first-pass silicon success.
The Integrity 3D-IC platform provides on-chip and off-chip analysis flows that enable cross-die timing, power planning, IR and thermal analysis, and seamless physical verification for the WoW 3D stack. To tape out this design, GUC used the Integrity 3D-IC platform with a specific focus on cross-die 3D planning and integrated analysis tools for system-level analysis. After planning, the 3D stacked die went through full implementation with the Innovus system. IR analysis was performed with the Voltus IC Power Integrity Solution, followed by early system-level LVS verification available through the Integrity 3D-IC platform.
“This tapeout of wafer-on-wafer stacked die design technology at advanced FinFET nodes is a big step towards realizing the full potential of true 3D-IC technology,” said Louis Lin, senior vice president of Design Services at GUC. “Using Cadence’s Integrity 3D-IC platform working seamlessly across all layers of a full 3D stack, we were able to implement a complex stacked die design on a flip-chip chip scale package using state-of-the-art techniques for cross-die partitioning, timing analysis, package layout, and analysis. The comprehensive nature of Cadence’s 3D-IC platform solution enabled us to handle the complexity and deliver an innovative multi-die stacked design on advanced FinFET nodes.”
Dr. Chin-Chi Teng, senior vice president and general manager in the Digital and Signoff Group at Cadence, said, “With the increase in demand for automation for multi-die solutions, it is necessary to provide a comprehensive solution for handling both the on-chip and off-chip complexity of a stacked die system. Cadence’s Integrity 3D-IC platform for unified 3D-IC design and analysis ties our best-in-class implementation technologies for SoC and package design with system-level planning and analysis. As the industry continues to move to different configurations of 3D stacked dies, the Integrity 3D-IC platform is a key enabler in achieving system-driven power, performance, and area through system technology co-optimization for next-generation 3D-IC designs.”
The automation and comprehensive nature of the Cadence Integrity 3D-IC platform solution enabled GUC to deliver an innovative multi-die stacked design on advanced FinFET nodes, laying the foundation for the development of next-generation 3D-IC designs.
Share on:
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
The Marketing Minute: Cracking the Code of Technical Marketing
09/17/2025 | Brittany Martin -- Column: The Marketing MinuteMarketing is never a one-size-fits-all endeavor, but the challenges are magnified for highly technical industries like electronics. Products and processes are complex, audiences are diverse, and the stakes are high, especially when your customers are engineers, decision-makers, and global partners who depend on your expertise.
EV Group Achieves Breakthrough in Hybrid Bonding Overlay Control for Chiplet Integration
09/12/2025 | EV GroupEV Group (EVG), a leading provider of innovative process solutions and expertise serving leading-edge and future semiconductor designs and chip integration schemes, today unveiled the EVG®40 D2W—the first dedicated die-to-wafer overlay metrology platform to deliver 100 percent die overlay measurement on 300-mm wafers at high precision and speeds needed for production environments. With up to 15X higher throughput than EVG’s industry benchmark EVG®40 NT2 system designed for hybrid wafer bonding metrology, the new EVG40 D2W enables chipmakers to verify die placement accuracy and take rapid corrective action, improving process control and yield in high-volume manufacturing (HVM).
Advanced Packaging-to-Board-Level Integration: Needs and Challenges
09/15/2025 | Devan Iyer and Matt Kelly, Global Electronics AssociationHPC data center markets now demand components with the highest processing and communication rates (low latencies and high bandwidth, often both simultaneously) and highest capacities with extreme requirements for advanced packaging solutions at both the component level and system level. Insatiable demands have been projected for heterogeneous compute, memory, storage, and data communications. Interconnect has become one of the most important pillars of compute for these systems.
PC Graphics Add-in Board Shipments Up 27% QoQ in 2Q25
09/03/2025 | Jon Peddie ResearchAccording to a new research report from the analyst firm Jon Peddie Research, the growth of the global PC-based graphics add-in board market reached 11.6 million units in Q2'25 and desktop PC CPUs shipments increased to 21.7 million units.
PC GPU Shipments Up 8.4% in 2Q25 on Pre-Tariff Demand
09/02/2025 | Jon Peddie ResearchJon Peddie Research reports the growth of the global PC-based graphics processor unit (GPU) market reached 74.7 million units in Q2'25, and PC CPU shipments increased to 66.9 million units.