RTX Works with AMD to Develop Next-gen Multi-Chip Package
February 6, 2024 | RTXEstimated reading time: 1 minute
Raytheon, an RTX business, has been awarded a $20 million contract through the Strategic and Spectrum Missions Advanced Resilient Trusted Systems (S2MARTS) consortium to develop a next-generation multi-chip package for use in ground, maritime and airborne sensors.
Under the contract, Raytheon will package state-of-the-art commercial devices from industry partners like AMD to create a compact microelectronics package that will convert radio frequency energy to digital information with more bandwidth and higher data rates. The integration will result in new system capabilities designed with higher performance, lower power consumption and reduced weight.
"By teaming with commercial industry, we can incorporate cutting-edge technology into Department of Defense applications on a much faster timescale," said Colin Whelan, president of Advanced Technology at Raytheon. "Together, we will deliver the first multi-chip package that features the latest in interconnect ability – which will provide new system capabilities to our warfighters."
This multi-chip package will be created with the latest in industry-standard die-level interconnect ability, enabling individual chiplets to reach their peak performance and achieve new system capabilities in a cost-effective and high-performance way. It's designed for compatibility with Raytheon's scalable sensor processing requirements.
Chiplets from commercial partners will be integrated onto a Raytheon-designed and fabricated interposer by our 3D Universal Packaging (3DUP™) domestic silicon manufacturing process in Lompoc, California. This award will be managed by the National Security Technology Accelerator and administered by the Naval Surface Warfare Center Crane Division in Indiana.
Testimonial
"Our marketing partnership with I-Connect007 is already delivering. Just a day after our press release went live, we received a direct inquiry about our updated products!"
Rachael Temple - AlltematedSuggested Items
Advanced Packaging-to-Board-Level Integration: Needs and Challenges
09/15/2025 | Devan Iyer and Matt Kelly, Global Electronics AssociationHPC data center markets now demand components with the highest processing and communication rates (low latencies and high bandwidth, often both simultaneously) and highest capacities with extreme requirements for advanced packaging solutions at both the component level and system level. Insatiable demands have been projected for heterogeneous compute, memory, storage, and data communications. Interconnect has become one of the most important pillars of compute for these systems.
Advanced Packaging: Preparation is Now
09/15/2025 | Nolan Johnson, I-Connect007In this interview, Matt Kelly, CTO for the Global Electronics Association, and Devan Iyer, chief strategist of advanced packaging, define advanced electronics packaging and the critical nature of getting it right in the electronics manufacturing field. They share details from their white paper, “Advanced Packaging to Board Level Integration—Needs and Challenges,” and provide insight into how next-generation packaging will change the design, fabrication, and assembly of printed circuit boards, including the implications for final system assembly.
Advancing Electrolytic Copper Plating for AI-driven Package Substrates
08/05/2025 | Dirk Ruess and Mustafa Oezkoek, MKS’ AtotechThe rise of artificial intelligence (AI) applications has become a pivotal force driving growth in the server industry. Its challenging requirements for high-frequency and high-density computing are leading to an increasing demand for development of advanced manufacturing methods of package substrates with finer features, higher hole densities, and denser interconnects. These requirements are essential for modern multilayer board (MLB) designs, which play a critical role in AI hardware. However, these intricate designs introduce considerable manufacturing complexities.
Solving the Toughest BGA Challenges in Electronics
07/30/2025 | Nash Bell, BEST Inc.Since the late 1990s, ball grid array (BGA) packages have emerged as a preferred package style for electronic devices. Compared with high-density ultra-fine pitch quad flat packs (QFPs), BGA packages significantly reduce the required footprint on printed circuit boards (PCBs) by approximately 50%.
StratEdge Marks 40 Years of Innovation at IMS 2025 Booth 336
06/12/2025 | StratEdgeStratEdge Corporation, leader in the design and production of high-performance semiconductor packages for microwave, millimeter-wave, and high-power devices, will showcase its thermally-efficient line of post-fired and molded ceramic semiconductor packages in Booth 336.