IMAPS & IPC to Host Onshoring Workshop
April 16, 2024 | IPCEstimated reading time: 2 minutes

The International Microelectronics Assembly and Packaging Society (IMAPS) and IPC will host an Onshoring Workshop to discuss ongoing progress and forward-looking strategies to drive the Onshoring Advanced Packaging and Assembly, April 29 – May 1, 2024, in Arlington, Virginia.
This workshop will bring together Government agencies, the DIB (Defense Industrial Base) and Advanced Packaging and Assembly stakeholders to discuss their ongoing efforts to develop advanced packaging capability onshore. The mission of this event is to engage the domestic semiconductor industry by providing updates on US Government and Defense initiatives that are critical to the onshoring of the microelectronic assembly and packaging supply chain. Advanced packaging initiatives lead by numerous Government agencies, including the Department of Commerce/NIST (ME Commons, NAPMP and NSTC), DoD (RESHAPE, SHIP, STAM, STEAM PIPE, SCALE, IBAS, Title III), and DARPA (NGMM) will be presenting.
The workshop will feature three days of program focused sessions, informative keynote presentations, a work force development session, panel discussions and a variety of networking opportunities. The event will kick-off on Monday April 29th with a pre-program day with 2-hour professional development courses and/or additional working groups addressing a variety of topics relevant to the onshoring of advanced packaging. The 2024 workshop also features opportunities for sponsorship and tabletop exhibitors.
Attendees can help shape another successful Onshoring Workshop by contributing their valuable insight! A United States Passport is required for registration.
Keynotes include:
- Ms. Adele Ratcliff, Director of Innovation Capability and Modernization (ICAM) Office
- Dr. Dev Palmer, Next-Generation Microelectronics Manufacturing (NGMM) Program Managing Director, DARPA
- Dr. Dev Shenoy, Office of the Undersecretary of Defense, Director of the Defense Microelectronics Cross Functional Team
- Dr. Eric Lin, Deputy Director, CHIPS Research and Development Program
- Dr. George Orji, Deputy Director, Chips NAPMP
- Dr. Joshua Hawke, Navy, OUSD R&E RF/OE Initiatives, Technical Execution Area Lead
- Ms. Molly Just, Director of CHIPS Coordination Cell, OUSD A&S
Comment from the Technical Program Chair:
“With the exceptional engagement of our Technical Steering Committee members, we have assembled a comprehensive program for this year’s Workshop with representation from all of the US Government and Defense agencies that are tasked with driving the advanced packaging onshoring efforts and associated supply chain stakeholder enhancements. During this event, attendees will be updated directly from DoD leaders and their industry performers on current and future programs that will address and inform U.S. Government advanced packaging roadmaps. This workshop also provides outstanding opportunities to interface with multiple levels of Government leadership, the Defense Industrial Base, and Commercial Suppliers, all of whom share a common goal to make the USA more self-sufficient in microelectronics manufacturing.” ~ Ted Tessier, IBM
Testimonial
"Advertising in PCB007 Magazine has been a great way to showcase our bare board testers to the right audience. The I-Connect007 team makes the process smooth and professional. We’re proud to be featured in such a trusted publication."
Klaus Koziol - atgSuggested Items
STMicroelectronics to Advance Next-generation Chip Manufacturing Technology with New PLP Pilot Line in Tours, France
09/17/2025 | STMicroelectronicsSTMicroelectronics, a global semiconductor leader serving customers across the spectrum of electronics applications, today announced new details regarding the development of the next generations of Panel-Level Packaging (PLP) technology through a pilot line in its Tours site, France, which is expected to be operational in Q3 2026.
Too Important to Ignore: Unpacking Advanced Packaging for AI Semiconductor – Report Summary
09/16/2025 | FuturumAdvanced packaging is becoming the cornerstone of AI semiconductor scaling, with 2.5D/3D integration, CoWoS, CPO, CoPoS, and SoW-X set to drive major gains in performance, bandwidth, and efficiency through the 2020s.
I-Connect007 Launches Advanced Electronics Packaging Digest
09/15/2025 | I-Connect007I-Connect007 is pleased to announce the launch of Advanced Electronics Packaging Digest (AEPD), a new monthly digital newsletter dedicated to one of the most critical and rapidly evolving areas of electronics manufacturing: advanced packaging at the interconnect level.
Global Interposer Market to Surge Nearly Fivefold by 2034
09/15/2025 | I-Connect007 Editorial TeamRevenue for the global interposer market is projected to climb from $471 million in 2025 to more than $2.3 billion by 2034, according to a new report from Business Research Insights. The growth represents a CAGR of nearly 20 percent over the forecast period.
U.S. CHIPS Act Funding Detailed on SIA Website
09/12/2025 | Nolan Johnson, I-Connect007The U.S. CHIPS Act has moved well into the implementation stage in 2025. But where has that money gone? The Semiconductor Industry Association has been tracking these projects and provides details on its website. It was updated May. Among the five key programs being managed under CHIPS, two stand out as influencing advanced electronic packaging: the National Advanced Packaging Manufacturing Program (NAPMP), and the CHIPS Manufacturing USA Institute (MFG USA).