The Chemical Connection: Surface Finishes for PCBs
It’s Only Common Sense: 7 Tips to Focus on What Works
The Marketing Minute: Go Big or Go Home—Long-form Content Is Your Brand’s Best Friend
Samsung Reportedly Achieves Technical Breakthrough, Stacking 3D DRAM to 16 Layers
June 5, 2024 | PRNewswireEstimated reading time: 1 minute
According to the news report from DIGITIMES Asia, Samsung Electronics has successfully stacked the next-gen 3D DRAM to 16 layers, twice as many as its competitor Micron.
According to reports from TheElec and ZDNet Korea, citing industry sources, Samsung has successfully stacked 3D DRAM into 16 layers. In contrast, Micron has only achieved 8 layers. However, the 3D DRAM product is currently in the feasibility stage; the goal is to realize commercialization by 2030.
The 3D DRAM uses vertical stacking, which can increase the capacity per unit area by three times, thus enabling the rapid processing of large amounts of data. Samsung aims to widen the gap with competitors in 3D DRAM technology. Compared to existing DRAM structures, 3D DRAM can include more storage cells and reduce electrical interference.
Unlike traditional DRAM, the VS-CAT style 3D DRAM is expected to be manufactured by combining two wafers, a concept similar to YMTC's Xtacking. 3D DRAM stacking is also expected to utilize Wafer-to-Wafer (W2W) hybrid bonding, a technology already utilized in NAND and CMOS Image Sensors (CIS).
At the same time, Samsung is also researching vertical channel transistor (VCT) style 3D DRAM. The industry also refers to VCT-style 3D DRAM as 4F SQUARE, with its most notable characteristic being its vertically oriented transistor structure. If Samsung successfully develops this, the die area could shrink to around 30% of the original size.
Industry sources indicated that Samsung will unveil 4F SQUARE prototypes in 2025. In contrast, Samsung's two major competitors in the DRAM market, SK Hynix and Micron have elected to develop 3D technology with a stacked cell style.
In addition, Samsung mentioned the possibility of applying Backside Power Delivery Network (BSPDN) technology to DRAM for the first time. BSPDN is considered a highly difficult technology, and Samsung plans to introduce BSPDN technology into the 2nm process by 2025.
Share on:
Suggested Items
Downstream Inventory Reduction Eases DRAM Price Decline in 2Q25
03/25/2025 | TrendForceTrendForce’s latest findings reveal that U.S. tariff hikes prompted most downstream brands to frontload shipments to 1Q25, accelerating inventory reduction across the memory supply chain.
Server DRAM and HBM Continue to Drive Growth, 4Q24 DRAM Industry Revenue Increases by 9.9% QoQ
02/28/2025 | TrendForceTrendForce’s latest research reveals that global DRAM industry revenue surpassed US$28 billion in 4Q24, marking a 9.9% QoQ increase. This growth was primarily driven by rising contract prices for server DDR5 and concentrated shipments of HBM, leading to continued revenue expansion for the top three DRAM suppliers.
Worldwide Semiconductor Revenue Grew 18% in 2024
02/03/2025 | Gartner, Inc.Worldwide semiconductor revenue in 2024 totaled $626 billion, an increase of 18.1% from 2024, according to preliminary results by Gartner, Inc. Revenue is projected to total $705 billion in 2025.
Passive Buyer Strategies Drive DRAM Contract Prices Down Across the Board in 1Q25
12/30/2024 | TrendForceTrendForce’s latest investigations reveal that the DRAM market is expected to face downward pricing pressure in 1Q25 as seasonal weakness aligns with sluggish consumer demand for products like smartphones
Server DRAM and HBM Boost 3Q24 DRAM Industry Revenue by 13.6% QoQ
11/26/2024 | TrendForceTrendForce’s latest investigations reveal that the global DRAM industry revenue reached US$26.02 billion in 3Q24, marking a 13.6% QoQ increase.