Samsung Reportedly Achieves Technical Breakthrough, Stacking 3D DRAM to 16 Layers
June 5, 2024 | PRNewswireEstimated reading time: 1 minute
According to the news report from DIGITIMES Asia, Samsung Electronics has successfully stacked the next-gen 3D DRAM to 16 layers, twice as many as its competitor Micron.
According to reports from TheElec and ZDNet Korea, citing industry sources, Samsung has successfully stacked 3D DRAM into 16 layers. In contrast, Micron has only achieved 8 layers. However, the 3D DRAM product is currently in the feasibility stage; the goal is to realize commercialization by 2030.
The 3D DRAM uses vertical stacking, which can increase the capacity per unit area by three times, thus enabling the rapid processing of large amounts of data. Samsung aims to widen the gap with competitors in 3D DRAM technology. Compared to existing DRAM structures, 3D DRAM can include more storage cells and reduce electrical interference.
Unlike traditional DRAM, the VS-CAT style 3D DRAM is expected to be manufactured by combining two wafers, a concept similar to YMTC's Xtacking. 3D DRAM stacking is also expected to utilize Wafer-to-Wafer (W2W) hybrid bonding, a technology already utilized in NAND and CMOS Image Sensors (CIS).
At the same time, Samsung is also researching vertical channel transistor (VCT) style 3D DRAM. The industry also refers to VCT-style 3D DRAM as 4F SQUARE, with its most notable characteristic being its vertically oriented transistor structure. If Samsung successfully develops this, the die area could shrink to around 30% of the original size.
Industry sources indicated that Samsung will unveil 4F SQUARE prototypes in 2025. In contrast, Samsung's two major competitors in the DRAM market, SK Hynix and Micron have elected to develop 3D technology with a stacked cell style.
In addition, Samsung mentioned the possibility of applying Backside Power Delivery Network (BSPDN) technology to DRAM for the first time. BSPDN is considered a highly difficult technology, and Samsung plans to introduce BSPDN technology into the 2nm process by 2025.
Suggested Items
Weak Demand Outlook and Rising Inventory and Supply Pressure DRAM Prices Down for 2025
11/18/2024 | TrendForceThe fourth quarter is a critical period for setting DRAM contract prices. TrendForce’s latest research reveals that prices for mature DRAM processes such as DDR4 and LPDDR4X are already trending downward due to ample supply and declining demand.
Weak Consumer Demand Leads to 28% Decline in DRAM Module Revenue in 2023
11/07/2024 | TrendForceTrendForce’s latest analysis reveals that the global revenue for the DRAM module market reached US$12.5 billion in 2023—a YoY decline of 28%
DRAM Suppliers Must Carefully Plan Capacity to Maintain Profitability Amid Rising Bit Output in 2025
11/06/2024 | TrendForceThe DRAM industry experienced inventory reductions and price recovery in the first three quarters of 2024; however, pricing momentum is expected to weaken in the fourth quarter.
Buyers Focus on Inventory Reduction; Slowing Demand Growth Constrains Q4 Memory Price Increases
10/10/2024 | TrendForceTrendForce’s latest findings reveal that weaker consumer demand has persisted through 3Q24, leaving AI servers as the primary driver of memory demand. This dynamic, combined with HBM production displacing conventional DRAM capacity, has led suppliers to maintain a firm stance on contract price hikes.
HBM3e 12-Hi Faces Yield Learning Curve and Customer Validation Challenges; 2025 HBM Supply Outlook Remains Uncertain
09/30/2024 | TrendForceConcerns over a potential HBM oversupply in 2025 have been growing in the market. TrendForce’s Senior Vice President of Research, Avril Wu, reports that it remains uncertain whether manufacturers will be able to ramp up HBM3e production as planned next year.