Global Citizenship: Our Strength Comes From Working Together
Global Sourcing Spotlight: The Importance of Cooperative Partnerships
The Knowledge Base: The Pivotal Role of Solder PasteSamsung Reportedly Achieves Technical Breakthrough, Stacking 3D DRAM to 16 Layers
June 5, 2024 | PRNewswireEstimated reading time: 1 minute
According to the news report from DIGITIMES Asia, Samsung Electronics has successfully stacked the next-gen 3D DRAM to 16 layers, twice as many as its competitor Micron.
According to reports from TheElec and ZDNet Korea, citing industry sources, Samsung has successfully stacked 3D DRAM into 16 layers. In contrast, Micron has only achieved 8 layers. However, the 3D DRAM product is currently in the feasibility stage; the goal is to realize commercialization by 2030.
The 3D DRAM uses vertical stacking, which can increase the capacity per unit area by three times, thus enabling the rapid processing of large amounts of data. Samsung aims to widen the gap with competitors in 3D DRAM technology. Compared to existing DRAM structures, 3D DRAM can include more storage cells and reduce electrical interference.
Unlike traditional DRAM, the VS-CAT style 3D DRAM is expected to be manufactured by combining two wafers, a concept similar to YMTC's Xtacking. 3D DRAM stacking is also expected to utilize Wafer-to-Wafer (W2W) hybrid bonding, a technology already utilized in NAND and CMOS Image Sensors (CIS).
At the same time, Samsung is also researching vertical channel transistor (VCT) style 3D DRAM. The industry also refers to VCT-style 3D DRAM as 4F SQUARE, with its most notable characteristic being its vertically oriented transistor structure. If Samsung successfully develops this, the die area could shrink to around 30% of the original size.
Industry sources indicated that Samsung will unveil 4F SQUARE prototypes in 2025. In contrast, Samsung's two major competitors in the DRAM market, SK Hynix and Micron have elected to develop 3D technology with a stacked cell style.
In addition, Samsung mentioned the possibility of applying Backside Power Delivery Network (BSPDN) technology to DRAM for the first time. BSPDN is considered a highly difficult technology, and Samsung plans to introduce BSPDN technology into the 2nm process by 2025.
Share on:
Suggested Items
Spot Market for Memory Struggles in First Half of 2024; Price Challenges Loom in Second Half
08/30/2024 | TrendForceTrendForce reports that memory module makers have been aggressively increasing their DRAM inventories since 3Q23, with inventory levels rising to 11–17 weeks by 2Q24.
DRAM Industry Revenue Surges 24.8% in 2Q24, Upward Revision of Contract Price Increase for Q3
08/15/2024 | TrendForceTrendForce’s latest findings reveal that the DRAM industry saw a significant revenue increase to US$22.9 billion in the second quarter of 2024—a QoQ growth of 24.8%.
Memory Industry Revenue Expected to Reach Record High in 2025 Due to Increasing Average Prices and the Rise of HBM and QLC
07/22/2024 | TrendForceTrendForce’s latest report on the memory industry reveals that DRAM and NAND Flash revenues are expected to see significant increases of 75% and 77%, respectively, in 2024, driven by increased bit demand, an improved supply-demand structure, and the rise of high-value products like HBM.
CSPs to Expand into Edge AI, Driving Average NB DRAM Capacity Growth by at Least 7% in 2025
06/26/2024 | TrendForceTrendForce has observed that in 2024, major CSPs such as Microsoft, Google, Meta, and AWS will continue to be the primary buyers of high-end AI servers, which are crucial for LLM and AI modeling.
Global Semiconductor Fab Capacity Projected to Expand 6% in 2024 and 7% in 2025
06/18/2024 | SEMITo keep pace with unremitting growth in demand for chips, the global semiconductor manufacturing industry is expected to increase capacity by 6% in 2024 and post a 7% gain in 2025, reaching a record capacity high of 33.7 million wafers per month (wpm: 8-inch equivalent), SEMI announced today in its latest quarterly World Fab Forecast report.