Dream Chip, Cadence Demo Automotive SoC Featuring Tensilica AI IP at embedded world 2024
June 19, 2024 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes

At embedded world 2024, Cadence and Dream Chip demonstrated Dream Chip’s latest automotive SoC, which features the Cadence® Tensilica® Vision P6 DSP IP and Cadence design IP controllers and was taped out using the complete Cadence® Verification solution and full-flow digital implementation, including signoff. The advanced driver-assistance system (ADAS) application software, operating on the Tensilica AI IP within the Dream Chip development board, was a highlight of Cadence's booth during the exhibition held in Nuremberg, Germany, from April 9 to 11.
This innovative SoC utilizes the GlobalFoundries 22FDX® technology platform, which is ready and proven for energy-efficient automotive customers. The SoC is designed in a publicly funded project, ZuSE-KI-Mobil (ZuKIMo). ZuKIMo focuses on developing an AI accelerator system on chip (SoC) for advanced driver assistance systems (ADAS). Manufactured in Dresden, Germany, the SoC supports the local European semiconductor supply chain for automotive applications.
The Cadence Verification, Implementation and Signoff solutions enable automotive designers to quickly deliver first-time silicon success while achieving safety, quality and reliability goals, enabling certification up to ISO 26262 ASIL-D, with minimal impact on system power, performance and area (PPA) targets. This cutting-edge SoC leverages the capabilities of Cadence verification and RTL-to-GDS digital full-flow solutions, meticulously fine-tuned to meet the stringent safety, quality and reliability standards required in the automotive industry.
It also leverages the optimal ADAS features with the industry-leading Tensilica Vision P6 DSP and AI cores by incorporating Tensilica AI processors and a sophisticated array of Digital IP controllers. These include Cadence’s pioneering NPU AI IP, multi-functional Ethernet 10/100/1G MAC, essential control features such as SPI and RTC Control, and SD 6.0/eMMC 5.1 Host Controller and PHY. This strategic integration of hardware is designed to power energy-efficient ADAS applications that utilize evolving technologies like lidar, radar and vision-based systems at the edge, significantly enhancing the automotive-grade quality, safety and reliability of autonomous, connected and electrified (ACE) vehicles.
Commenting on the milestone, Dr. Jens Benndorf, managing director and CEO of Dream Chip Technologies, said, “We collaborated closely with Cadence to provide a full automotive solution highlighting Cadence Tensilica AI-at-the-edge performance along with functional safety and the latest image signal processing to automotive OEMs and Tier-1s. Dream Chip fully implemented and signed-off the energy-efficient automotive SoC from architecture spec to running software using the Cadence Verification solution along with the Cadence Digital EDA full-flow on the GlobalFoundries 22FDX process, showing that Dream Chip is an optimal design house choice for advanced automotive SoCs.”
David Glasco, VP of research and development, Compute Solutions Group at Cadence, added, “The choice of Tensilica IP by the ZuKIMo coalition along with Cadence’s focus on design innovation and excellence across all aspects of the safety-critical and high-reliability IP and the design and verification flow has resulted in this powerful ADAS demo.”
The embedded world demo highlighted the advanced SoC capabilities, demonstrating the power and flexibility of Cadence’s Tensilica IP in driving optimal ADAS features with the industry-leading Vision and AI cores.
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Cadence Expands Digital Twin Platform Library with NVIDIA DGX SuperPOD Model
09/11/2025 | Cadence Design SystemsCadence announced a significant expansion of its Cadence® Reality™ Digital Twin Platform library with a digital twin of NVIDIA DGX SuperPOD with DGX GB200 systems.
Cadence to Acquire Hexagon’s Design & Engineering Business
09/08/2025 | Cadence Design SystemsCadence announced it has entered into a definitive agreement to acquire the Design & Engineering (D&E) business of Hexagon AB, which includes its MSC Software business—a pioneer in engineering simulation and analysis solutions.
Cadence Completes Acquisition of Arm Artisan Foundation IP Business
08/28/2025 | Cadence Design SystemsCadence announced that it has completed the previously announced acquisition of the Arm Artisan foundation IP business, consisting of standard cell libraries, memory compilers, and general-purpose I/Os (GPIOs) optimized for advanced process nodes at the leading foundries.
MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout
08/22/2025 | Cadence Design SystemsMorgan State University (MSU) recently received an Apple Innovation Grant, designed to support engineering schools as they develop their silicon and hardware technologies. The New Silicon Initiative (NSI) is designed to inspire and prepare students for careers in hardware engineering, computer architecture, and silicon chip design.
Cadence Accelerates Development of Billion-Gate AI Designs with Innovative Power Analysis Technology Built on NVIDIA
08/18/2025 | Cadence Design SystemsCadence announced a significant leap forward in the power analysis of pre-silicon designs through its close collaboration with NVIDIA. Leveraging the advanced capabilities of the Cadence® Palladium® Z3 Enterprise Emulation Platform, utilizing the new Cadence Dynamic Power Analysis (DPA) App,