Siemens Debuts Fast, Accurate and Context-aware Electrostatic Discharge Verification Solution Spanning all Phases of IC Design
June 26, 2024 | SiemensEstimated reading time: 2 minutes

Siemens Digital Industries Software announced today a fully automated solution to help integrated circuit (IC) design teams rapidly identify and address Electrostatic Discharge (ESD) issues driven by the growing complexity of today’s next-generation IC designs, regardless of targeted process technology. Combining the power of Siemens’ Calibre® PERC™ software with the proven SPICE accuracy of its AI-powered Solido™ Simulation Suite, it provides a fast and highly accurate method for checking compliance against foundry rules spanning all phases of IC design.
Supporting full-chip level verification, the solution helps engineering teams better manage design and manufacturing challenges in both established and emerging process nodes. Its context-aware checks can help to improve the accuracy of results, while reducing turnaround time for physical, circuit, electrical and reliability IC design verification.
The solution’s context-aware checking allows design teams to verify ESD paths quickly, in time to secure waivers from foundry rules that can lead to smaller die sizes and optimized designs – ultimately helping design teams quickly arrive at data driven decisions 8x faster than current methods.
Foundry ESD rules are designed to prevent ESD failures, while accommodating the diverse design styles submitted by fabless companies globally. However, these rules may be overly conservative for specific design styles and mission profiles. By rapidly identifying and simulating ESD paths that might fail foundry rules with detailed transistor-level breakdown models, this Siemens’ new software identifies at-risk paths with SPICE-level precision, allowing for fast, targeted and automated fixes.
“Siemens’ new context-aware ESD simulation solution can help deliver accurate reliability assessment for complex IC designs,” said Silicon Labs’ Michael Khazhinsky, Principal ESD Engineer of Central R&D. “The push-button solution integrates dynamic simulation results from Solido into a full-chip Calibre PERC result that can be used to quickly determine if designs are electrically robust. In the event of circuit errors, this Siemens solution identifies nets and devices that need to be improved.”
Automated context-aware IC design verification can now become a best practice, helping the quick delivery of reliable and timely IC chips to market. Featuring functionalities such as automated voltage propagation, voltage-aware design rule checking, and the integration of physical and electrical information within a logic-driven layout framework, it helps design teams working to tight schedules.
"By leveraging automated context-aware checking, Siemens is empowering design teams to address more quickly the complexities of modern IC design reliability verification," said Michael Buehler-Garcia, vice president of Calibre Product Management at Siemens Digital Industries Software." This integration combines the strengths of our dynamic simulation from Solido and sign-off level ESD verification in Calibre PERC. Our integrated solution speeds up the verification process while at the same time ensuring the reliability of IC designs, helping our customers achieve their goals more efficiently. This is the first in a series of solutions that Siemens plans to provide that leverage offerings from different elements of our software portfolio to speed overall design cycle time."
Testimonial
"Our marketing partnership with I-Connect007 is already delivering. Just a day after our press release went live, we received a direct inquiry about our updated products!"
Rachael Temple - AlltematedSuggested Items
Ansys 2025 R2 Enables Next-Level Productivity by Leveraging AI, Smart Automation, and Broader On-Demand Capabilities
07/30/2025 | PRNewswireAnsys, now part of Synopsys, announced 2025 R2, featuring new AI-powered capabilities across the portfolio that accelerate simulation and expand accessibility.
Target Condition: The 5 Ws of PCB Design Constraints
07/29/2025 | Kelly Dack -- Column: Target ConditionHave you ever sat down to define PCB design constraints and found yourself staring at a settings window with more checkboxes than a tax form? You’re not alone. For many designers—especially those newer to the layout world—the task of setting up design constraints can feel like trying to write a novel in a language you just started learning.
Zuken to Showcase Defence & Security-Focused Electronic Systems Design Solutions at DSEI 2025
07/24/2025 | ZukenZuken, a global leader in electronic and electrical design automation, will showcase its latest innovations for defence and security systems at DSEI 2025, taking place at ExCeL London from 9–12 September 2025.
Creating a Design Constraint Strategy
07/24/2025 | I-Connect007 Editorial TeamMost designers learn how to set their design constraints through trial and error. EDA vendors’ guidelines explain how to use their particular tools’ constraints, and IPC standards offer a roadmap, but PCB designers usually develop their own unique styles for setting constraints. Is there a set of best practices for setting constraints? That’s what I asked Global Electronics Association design instructor Kris Moyer, who covers design constraints in his classes.
Elementary Mr. Watson: Closing the Gap Between Design and Manufacturing
07/23/2025 | John Watson -- Column: Elementary, Mr. WatsonModern PCB designers are not merely engineers or technicians. I believe that PCB design, at its core, is an art form, and modern PCB designers should be considered artists. Beyond the technical calculations and engineering rules lies a creative process that involves vision, balance, and a passion for what we do. Like any artist who works with brush and canvas or chisel and stone, a PCB designer shapes invisible pathways that bring ideas to life. Each trace, layer, and component placement reflects thoughtful decisions that blend form, fit, and function.