Demand from AMD and NVIDIA Drives FOPLP Development, Mass Production Expected in 2027–2028
July 5, 2024 | TrendForceEstimated reading time: 2 minutes
In 2016, TSMC developed and named its InFO FOWLP technology, and applied it to the A10 processor used in the iPhone 7. TrendForce points out that since then, OSAT providers have been striving to develop FOWLP and FOPLP technologies to offer more cost-effective packaging solutions.
Starting in the second quarter, chip companies like AMD have actively engaged with TSMC and OSAT providers to explore the use of FOPLP technology for chip packaging and helping drive industry interest in FOPLP. TrendForce observes that there are three main models for introducing FOPLP packaging technology: Firstly, OSAT providers transitioning from traditional methods of consumer IC packaging to FOPLP. Secondly, foundries and OSAT providers packaging AI GPUs that are transitioning 2.5D packaging from wafer level to panel level. Thirdly, panel makers who are packaging consumer ICs.
Examining cases of OSAT providers transitioning from traditional packaging to FOPLP for consumer ICs, AMD has been in in discussion with PTI and ASE for PC CPU products, while Qualcomm has been in talks with ASE for PMIC products. Currently, due to FOPLP’s linewidth and spacing not yet matching the level of FOWLP, FOPLP applications are temporarily limited to mature processes and cost-sensitive products like PMICs. Mainstream consumer IC products will adopt FOPLP once the technology matures.
For foundries and OSAT providers transitioning AI GPU packaging from wafer level to panel level 2.5D, AMD and NVIDIA have been discussing with TSMC and SPIL for AI GPU products, focusing on enlarging the chip packaging size under the existing 2.5D model. However, due to technical challenges, foundries and OSAT providers are still evaluating this transition.
NXP and STMicroelectronics, representing the development direction of panel makers packaging consumer ICs, are currently undergoing talks with Innolux to package PMIC products.
Several points stand out regarding the impact of FOPLP technology on the packaging and testing industry: Firstly, OSAT providers can offer low-cost packaging solutions, increasing their market share in existing consumer ICs and even entering multi-chip packaging and heterogeneous integration businesses. Secondly, panel makers can enter the semiconductor packaging business. Thirdly, foundries and OSAT providers can reduce the cost structure of 2.5D packaging models, potentially expanding 2.5D packaging services from the AI GPU market to the consumer IC market. Lastly, GPU providers can increase the packaging size of AI GPUs.
TrendForce believes that the advantages and disadvantages of FOPLP—along with adoption incentives and challenges—coexist. The main advantages are lower unit costs and larger packaging sizes, but the technology and equipment systems still need development, and the commercialization process is highly uncertain. The estimated mass production timeline for FOPLP packaging technology in consumer IC and AI GPU applications is the second half of 2024 to 2026 and 2027–28, respectively.
Suggested Items
AI, HPC Fuel Advances in Packaging Technology 3DIC, FOPLP, and Chiplet Forums Gain Global Spotlight
07/03/2025 | SEMIAs demand for AI and HPC accelerates, the semiconductor industry is embracing a new era. With Moore’s Law slowing and scaling challenges rising, technologies like 3DIC, panel-level fan-out (FOPLP), chiplets, and co-packaged optics (CPO) are becoming essential for next-level performance and system integration.
Xanadu Opens $10M Advanced Photonic Packaging Facility in Ontario
06/25/2025 | PRNewswireXanadu, a world leader in photonic quantum computing, has opened a $10M world-leading advanced photonic packaging facility in Toronto. This facility represents a significant leap in Canada's quantum supply chain resilience and technical capacity.
KYZEN to Feature MICRONOX Semiconductor Grade Cleaning Chemistries at CHIPcon 2025
06/24/2025 | KYZEN'KYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the CHIPLET and Heterogeneous Integration Packaging Conference and Exhibition, or CHIPcon, scheduled to take place July 7-10 at the San Jose Marriott
NHanced Semiconductors VP Charles Woychik to Deliver Keynote at SMTA’s Symposium on Counterfeit Parts & Materials
06/18/2025 | NHanced SemiconductorsAt the upcoming SMTA Symposium on Counterfeit Parts & Materials, NHanced Semiconductors vice-president Dr. Charles Woychik will deliver a keynote address detailing the critical role of advanced packaging technologies needed to build a more resilient and advanced Outsourced Assembly and Test (OSAT) sector in the U.S. A strategic focus on advanced packaging technologies.
Nordson Electronics Solutions Develops Panel-level Packaging Solution for Powertech Technology
06/17/2025 | Nordson Electronics SolutionsNordson Electronics Solutions, a global leader in reliable electronics manufacturing technologies, has developed several solutions for panel-level packaging (PLP) during semiconductor manufacturing. In one particular case,