Trouble in Your Tank: Implementing Direct Metallization in Advanced Substrate Packaging
It’s Only Common Sense: Storytelling That Sells—Stop Pitching, Start Painting Pictures
The Right Approach: Get Ready for ISO 9001 Version 6
Demand from AMD and NVIDIA Drives FOPLP Development, Mass Production Expected in 2027–2028
July 5, 2024 | TrendForceEstimated reading time: 2 minutes
In 2016, TSMC developed and named its InFO FOWLP technology, and applied it to the A10 processor used in the iPhone 7. TrendForce points out that since then, OSAT providers have been striving to develop FOWLP and FOPLP technologies to offer more cost-effective packaging solutions.
Starting in the second quarter, chip companies like AMD have actively engaged with TSMC and OSAT providers to explore the use of FOPLP technology for chip packaging and helping drive industry interest in FOPLP. TrendForce observes that there are three main models for introducing FOPLP packaging technology: Firstly, OSAT providers transitioning from traditional methods of consumer IC packaging to FOPLP. Secondly, foundries and OSAT providers packaging AI GPUs that are transitioning 2.5D packaging from wafer level to panel level. Thirdly, panel makers who are packaging consumer ICs.
Examining cases of OSAT providers transitioning from traditional packaging to FOPLP for consumer ICs, AMD has been in in discussion with PTI and ASE for PC CPU products, while Qualcomm has been in talks with ASE for PMIC products. Currently, due to FOPLP’s linewidth and spacing not yet matching the level of FOWLP, FOPLP applications are temporarily limited to mature processes and cost-sensitive products like PMICs. Mainstream consumer IC products will adopt FOPLP once the technology matures.
For foundries and OSAT providers transitioning AI GPU packaging from wafer level to panel level 2.5D, AMD and NVIDIA have been discussing with TSMC and SPIL for AI GPU products, focusing on enlarging the chip packaging size under the existing 2.5D model. However, due to technical challenges, foundries and OSAT providers are still evaluating this transition.
NXP and STMicroelectronics, representing the development direction of panel makers packaging consumer ICs, are currently undergoing talks with Innolux to package PMIC products.
Several points stand out regarding the impact of FOPLP technology on the packaging and testing industry: Firstly, OSAT providers can offer low-cost packaging solutions, increasing their market share in existing consumer ICs and even entering multi-chip packaging and heterogeneous integration businesses. Secondly, panel makers can enter the semiconductor packaging business. Thirdly, foundries and OSAT providers can reduce the cost structure of 2.5D packaging models, potentially expanding 2.5D packaging services from the AI GPU market to the consumer IC market. Lastly, GPU providers can increase the packaging size of AI GPUs.
TrendForce believes that the advantages and disadvantages of FOPLP—along with adoption incentives and challenges—coexist. The main advantages are lower unit costs and larger packaging sizes, but the technology and equipment systems still need development, and the commercialization process is highly uncertain. The estimated mass production timeline for FOPLP packaging technology in consumer IC and AI GPU applications is the second half of 2024 to 2026 and 2027–28, respectively.
Share on:
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
I-Connect007 Launches Advanced Electronics Packaging Digest
09/15/2025 | I-Connect007I-Connect007 is pleased to announce the launch of Advanced Electronics Packaging Digest (AEPD), a new monthly digital newsletter dedicated to one of the most critical and rapidly evolving areas of electronics manufacturing: advanced packaging at the interconnect level.
Global Interposer Market to Surge Nearly Fivefold by 2034
09/15/2025 | I-Connect007 Editorial TeamRevenue for the global interposer market is projected to climb from $471 million in 2025 to more than $2.3 billion by 2034, according to a new report from Business Research Insights. The growth represents a CAGR of nearly 20 percent over the forecast period.
U.S. CHIPS Act Funding Detailed on SIA Website
09/12/2025 | Nolan Johnson, I-Connect007The U.S. CHIPS Act has moved well into the implementation stage in 2025. But where has that money gone? The Semiconductor Industry Association has been tracking these projects and provides details on its website. It was updated May. Among the five key programs being managed under CHIPS, two stand out as influencing advanced electronic packaging: the National Advanced Packaging Manufacturing Program (NAPMP), and the CHIPS Manufacturing USA Institute (MFG USA).
Advanced Packaging-to-Board-Level Integration: Needs and Challenges
09/15/2025 | Devan Iyer and Matt Kelly, Global Electronics AssociationHPC data center markets now demand components with the highest processing and communication rates (low latencies and high bandwidth, often both simultaneously) and highest capacities with extreme requirements for advanced packaging solutions at both the component level and system level. Insatiable demands have been projected for heterogeneous compute, memory, storage, and data communications. Interconnect has become one of the most important pillars of compute for these systems.
Advanced Packaging: Preparation is Now
09/15/2025 | Nolan Johnson, I-Connect007In this interview, Matt Kelly, CTO for the Global Electronics Association, and Devan Iyer, chief strategist of advanced packaging, define advanced electronics packaging and the critical nature of getting it right in the electronics manufacturing field. They share details from their white paper, “Advanced Packaging to Board Level Integration—Needs and Challenges,” and provide insight into how next-generation packaging will change the design, fabrication, and assembly of printed circuit boards, including the implications for final system assembly.