American Made Advocacy: Success in Washington Requires Patience, Persistence, and Sustained Focus
The Government Circuit: News on Defense Electronics, Europe, and Sustainability
Defense Speak Interpreted: SWaPing Nanosatellites for Defense Systems
iNEMI Packaging Tech Topic Series: Damage-Free Rapid Electron Beam Testing for Advanced Packaging
July 16, 2024 | iNEMIEstimated reading time: 1 minute
Testing issues are limiting chip makers’ ability to create larger SOCs (system-on-chip). The scan field dimensions of EUV (extreme ultraviolet light) and NA (numerical aperture) EUV, which are typically used for testing, are too small. To enable larger chips, manufacturers are migrating to system-on-a-package (SOP). This transition requires segmenting the final chip into many chiplets/tiles and reassembling the components using a combination of interposers, base tiles, EMIBs and substrates.
The active chiplets/tiles, such as CPU cores, GPUs, memory and I/Os, are tested the same as SOCs, with advanced logic testers and BIST (built-in self-test). BIST is made possible by the active silicon within the chiplets/tiles. The interposers, base tiles, EMIBs and substrates, which are the building blocks of SOPs, lack the active silicon to make traditional testing possible. To test these foundational building blocks of SOP, massive electrical contacting arrays of probes have been used. This method is slow, expensive, inflexible, and worst of all, can damage the device under test.
Applied Materials’ Yield Technology Group (YTG) has developed a non-contacting electron beam tester to enable testing of SOP building blocks. This presentation will introduce the Applied Materials damage-free electron beam testing method that can ensure high yield of SOP building blocks.
About the Speaker
Peter D. Nunan
General Manager Emeritus
Yield Technology Group, Display & Flexible Technology Group
Applied Materials, Inc.
Peter D. Nunan spent 30+ years in semiconductor yield improvement. He started at Bell Laboratories in 1979, working on semiconductor yield equipment. In 2014, he assumed the role of General Manager of the Applied Materials Display Yield Technology Group (2014 to 2024). The stated objective of YTG is to bring semiconductor yield methods and equipment to the display and advanced packaging industries. The group’s goal is to enable display and advanced packaging manufacturers to develop and produce advanced displays, interposers and substrates. Prior to joining Applied Materials, Peter held various positions within the semiconductor industry, including Vice President of Varian Semiconductor Technology Development and Vice President-General Manager of KLA-Tencor’s Professional Services Division.
Registration
This webinar is open to industry; advance registration is required (see link below). If you have any questions or need additional information, please contact Masahiro Tsuriya.
August 6, 2024
9:00-10:00 a.m. EDT (Americas)
3:00-4:00 p.m. CEST (Europe)
10:00-11:00 p.m. JST (Japan)
Register for this webinar
Share on:
Suggested Items
High-Generation Panel Production Expected to Drive OLED Notebook Penetration Rate Past 5% by 2027
12/20/2024 | TrendForceTrendForce's latest OLED Technology and Market Development Report reveals that the penetration rate of OLED displays in notebooks is set to increase to 3% in 2024, driven by large-scale procurement from Chinese laptop brands. While growth in 2025 is expected to be moderate, the anticipated introduction of OLED displays in Apple’s MacBook lineup will mark a significant turning point.
Happy’s Tech Talk #35: Yields March to Design Rules
12/12/2024 | Happy Holden -- Column: Happy’s Tech TalkUltra high density interconnect (UHDI) has many forms, structures, and alternatives, so capturing all the variations and reducing them to design rules has required some departures from traditional IPC design standards. In this column, I’ll be discussing the IPC UHDI design guidelines and standards. The fundamental question is: “Do you need HDI or microvias?”
Calculating PCB Complexity and First-pass Yields
12/03/2024 | Happy Holden, I-Connect007There are three things I know mathematically about PCB yields: Defects that produce low yields may be systemic and repeatable, while others may be random (but you can test for this); you can predict yields if you take the time to collect the data; and yields are such wonderful things, so we should write about them more.
ZESTRON South Asia releases whitepaper – Impact of Cleaning Technology on Discrete Packaging - The Difference in Wire Bonding Yield
12/02/2024 | ZESTRONZESTRON, the global leading provider of high precision cleaning products, services, and training solutions in the electronics manufacturing and semiconductor industries, is pleased to release the whitepaper “Impact of Cleaning Technology on Discrete Packaging - The Difference in Wire Bonding Yield”
iNEMI Packaging Tech Topic Series: Damage-Free Rapid Electron Beam Testing for Advanced Packaging
08/01/2024 | iNEMITesting issues are limiting chip makers’ ability to create larger SOCs (system-on-chip). The scan field dimensions of EUV (extreme ultraviolet light) and NA (numerical aperture) EUV, which are typically used for testing, are too small.