Dan’s Biz Bookshelf: ‘Costovation: Innovation That Gives Your Customers Exactly What They Want—And Nothing More’
The Right Approach: ‘Twas the Night Before Christmas (Harley-style)
It’s Only Common Sense: Dear Santa, Here’s My Sales Wish List
Reliability Comparisons of FPBGA Assemblies Under Hot/Cold Biased Thermal Cycle
August 6, 2024 | Thomas Sanders, Seth Gordon, Reza Ghaffarian, Jet Propulsion LaboratoryEstimated reading time: 1 minute
Current trends in microelectronic packaging technologies continue in the direction of smaller, lighter, and higher density packages. The telecommunications industry and particularly mobile/portable devices have a strong need for lighter and smaller products. The current emerging advanced packaging (AP) technologies, including system-in-package (SiP) and 2.5D/3D stacked packaging, added another level of complexity and challenges for implementation. The AP covers a set of innovative technologies that package integrated circuits (ICs) to increase functionality, improve performance, and provide added value1. In contrast, traditional packaging methods cover different I/O density and I/O pitch depending on the targeted application’s requirements, performance, and cost. The AP with heterogeneous integration added additional thermal challenges compared to a single die package2.
For single-die packaging technologies, the density requirement led to a progression in ball-grid-array (BGA) packaging technologies implemented in early 2000. With increased I/O density and decreased package size, the new generation of fine pitch BGA (FPBGA) packages, such as chip scale packages (CSPs) are introduced. A variety of studies have been conducted examining the reliability of printed circuit board assemblies (PCBAs) using BGAs and FPBGAs3-6. Recently, a guideline on BGA and die size BGA (DSBGA) was released for high-reliability applications with consideration of various environmental requirements for a number of NASA mission applications7. There are significant thermal cycle (TC) test data in the range of -55℃ and 125℃, or lower TC ranges, for commercial and even high-reliability applications, which is covered by IPC 97018.
However, thermal cycle test results under extreme cold and cryogenic conditions, representative of deep-space mission applications, is rare. Tudryn et al.9, presented detailed thermal cycle evaluation for Martian environment including die attachment with wire bonds. Recently, Ghaffarian10 and Ghaffarian et al11 compared the low temperature thermal cycles, including -110°C to 20°C for SnPb solder assemblies. The test results covered surface mount technology (SMT) packages including column grid array (CGA) to hand-soldered plated through-hole (PTH) ceramic pin grid array (PGA) assemblies.
To read the entire article, which originally published in the August 2024 issue of the SMT007 Magazine, click here.
Share on:
Suggested Items
Biden-Harris Administration Announces CHIPS Incentives Award with Amkor Technology to Bring End-to-End Chip Production to the U.S.
12/25/2024 | U.S. Department of CommerceThe Biden-Harris Administration announced that the U.S. Department of Commerce awarded Amkor Technology Arizona, Inc., a subsidiary of Amkor Technology, Inc., up to $407 million in direct funding under the CHIPS Incentives Program’s Funding Opportunity for Commercial Fabrication Facilities.
Effects of Advanced Packaging and Stackup Design
12/26/2024 | I-Connect007 Editorial TeamKris Moyer teaches several PCB design classes for IPC and Sacramento State, including advanced PCB design. His advanced design classes take on some really interesting topics, including the impact of a designer’s choice of advanced packaging upon the design of the layer stackup. Kris shares his thoughts on the relationship between packaging and stackup, what PCB designers need to know, and why he believes, “The rules we used to live by are no longer valid.”
The Knowledge Base: The Era of Advanced Packaging
12/23/2024 | Mike Konrad -- Column: The Knowledge BaseThe semiconductor industry is at a pivotal juncture. As the traditional scaling predicted by Moore's Law encounters significant physical and economic barriers, transistor density can no longer double every two years without escalating costs and complications. As a result, the industry is shifting its focus from chip-level advancements to innovative packaging and substrate technologies. I Invited Dr. Nava Shpaisman, strategic collaboration manager at KLA, to provide some insight.
Toray Engineering Launches TRENG-PLP Coater: Panel Level Coater for Advanced Semiconductor Packaging
12/17/2024 | ACCESSWIREToray Engineering Co., Ltd. has developed the TRENG-PLP Coater, a high-accuracy coating device for panel level packaging PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers and data centers. Sales of the TRENG-PLP Coater will commence in December 2024.
Global Semiconductor Market to Grow by 15% in 2025, Driven by AI
12/13/2024 | IDCThe global demand for artificial intelligence (AI) and high-performance computing (HPC) will continue to rise, growing by over 15% in 2025, according to IDC ’s latest Worldwide Semiconductor Technology Supply Chain Intelligence report. Major application markets, ranging from cloud data centers to specific industry segments, are expected to undergo upgrades, heralding a new boom for the semiconductor industry.