It’s Only Common Sense: Motivate Your Team by Giving Them What They Crave
Happy’s Tech Talk #33: Wet Process Management and Control
Dan’s Biz Bookshelf: ‘From Bud to Boss: Secrets to a Successful Transition to Remarkable Leadership’
PCB Surface Topography and Copper Balancing Under Large Form Factor BGAs
October 1, 2024 | Neil Hubble, Akrometrix and Gary A. Brist, Intel CorporationEstimated reading time: 1 minute
Editor’s Note: This paper was originally published in the Proceedings of IPC APEX EXPO 2024.
Background
As CPU and GPU packages grow larger and contain higher pin/ball counts, the importance of managing the printed circuit board (PCB) surface coplanarity for package assembly increases. The PCB surface coplanarity under a package is a product of both the global bow/twist of the PCB and the local surface topography under the package. In general, the surface topography is dependent the choice of material and layer stackup and the interaction between the innerlayer copper patterns and prepreg resin flow.
Advances in chiplet design and heterogeneous integration solutions in electronic packaging are enabling complex packages with increasing total die areas, resulting in the need for larger CPU and GPU packages1. Based on trends and advances in package integration, it is expected that future packages exceeding 100–120 mm on a package edge will become more common. This increases the challenge of the second-level interconnect (SLI) assembly processes when attaching the package to the PCB due to the combined coplanarity and topography variations of the PCB and package. These combined influences between the PCB and package are the key drivers of SLI defects such as solder bridging or solder joint opens during PCB assembly.2,3 Figure 1 is a graphical depiction of how the global PCB warpage or curvature under the package must be smaller for larger packages to achieve the same PCB coplanarity under the package.
Figure 1: PCB coplanarity under package.
The characterization of PCB coplanarity under the package footprint has been studied historically, including influences of assembly temperatures on dynamic PCB coplanarity as the PCB and package move together through the assembly reflow temperature profile.4,5,6 Other works have shown how the choice of PCB materials, fabrication process conditions, and design each impact global PCB bow/twist and warpage7.
To continue reading this article, which originally published in the September 2024 SMT007 Magazine, click here.
Share on:
Suggested Items
Back to School With Jonathan Studinka
10/16/2024 | Andy Shaughnessy, Design007 MagazineAt the Anaheim Electronics & Manufacturing Show, I spoke with Jonathan Studinka, a student in John Watson’s PCB design class at Palomar College. In this interview, Jonathan shares his experience, highlighting how John’s class has broadened his understanding of PCBs and sparked his interest in mechatronics. Despite having no prior electronics training, Jonathan says he finds the coursework manageable by taking it step by step.
BOOK EXCERPT: The Printed Circuit Designer’s Guide to... DFM Essentials, Introduction
10/16/2024 | I-Connect007 Editorial TeamDesign for Manufacturing (DFM) is defined as the practice of designing printed circuit boards that meet not only the capabilities of the customer’s assembly manufacturing process, but also the capabilities of the board fabrication process to provide the highest reliability at the lowest possible cost.
PCB007 Magazine October 2024: Alternate Metallization Processes
10/16/2024 | I-Connect007 Editorial TeamTraditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop taking us into new directions. In this issue of PCB007 Magazine, we examine the impact of alternate metallization methods giving a glimpse into how and when we will arrive at 'destination metallization'.
High Density Packaging User Group Announces Dynamic Electronics Membership
10/14/2024 | High Density Packaging User GroupHigh Density Packaging User Group (HDP) is pleased to announce that Dynamic Electronics Co., Ltd. (Dynamic) has become a member.
CEE PCB Appoints Johnny Gutierrez Regional Sales Manager
10/14/2024 | CEE PCBTom Yang, CEO of CEE PCB, has announced the appointment of industry veteran Johnny Gutierrez to the position of Regional Sales Manager for North America.