HBM5 20hi Stack to Adopt Hybrid Bonding Technology, Potentially Transforming Business Models
October 30, 2024 | TrendForceEstimated reading time: 1 minute
TrendForce reports that the focus on HBM products in the DRAM industry is increasingly turning attention toward advanced packaging technologies like hybrid bonding. Major HBM manufacturers are considering whether to adopt hybrid bonding for HBM4 16hi stack products but have confirmed plans to implement this technology in the HBM5 20hi stack generation.
Hybrid bonding offers several advantages when compared to the more widely used micro-bumping. Since it does not require bumps, it allows for more stacked layers and can accommodate thicker chips that help address warpage. Hybrid-bonded chips also benefit from faster data transmission and improved heat dissipation.
TrendForce indicates that the three major manufacturers will continue to use Advanced MR-MUF and TC-NCF stacking architectures for the HBM3e 12hi stack and HBM4 12hi stack. Meanwhile, a clear preference for the HBM4 16hi stack and HBM4e 16hi stack has yet to emerge between hybrid bonding and micro-bumping as hybrid bonding currently lacks significant advantages over micro-bumping.
If manufacturers opt for hybrid bonding, it would likely be to master the learning curve of this new stacking technology early to ensure smoother mass production of HBM4e and HBM5 products in the future. Manufacturers have confirmed that hybrid bonding will be used in the HBM5 20hi stack generation after taking into consideration limitations on stack height, IO density, and thermal management.
However, hybrid bonding comes with several challenges. For instance, manufacturers investing in new equipment to introduce the technology would reduce their reliance on micro-bumping, thereby losing any accumulated advantages in that area.
Hybrid bonding also presents technical challenges—such as particle control—which could drive up unit investment costs. Additionally, hybrid bonding requires wafer-to-wafer stacking, which could lead to inefficiencies if front-end production yields are too low and make overall production economically unfeasible.
TrendForce notes that the adoption of hybrid bonding could lead to significant shifts in the HBM business model. It becomes critical to ensure that the base die and memory die have identical chip dimensions with wafer-to-wafer stacking. Since the design of the base die is primarily handled by GPU/ASIC companies, TSMC, which offers both base die and GPU/ASIC foundry services, could take on the responsibility of stacking the base die and memory die. Should this development occur, it could significantly impact HBM manufacturers’ role in base die design, stacking, and overall HBM order management—potentially reshaping the competitive landscape.
Suggested Items
Tresky's Laser- and Photodiodes DIE Bonding in Optoelectronics
11/05/2024 | Tresky GmbHIn the dynamic world of optoelectronics, where light and electronics come together, connection technology plays a crucial role for the performance and lifespan of laser diodes (LD) and photodiodes (PD).
NEOTech Announces Implementation of Enhanced Wire Bonding Process to Boost Microelectronics Manufacturing Efficiency
10/08/2024 | NEOTechNEOTech, a leading provider of electronic manufacturing services (EMS), design engineering, and supply chain solutions in the high-tech industrial, medical device, and aerospace/defense markets, is excited to announce the recent implementation of an enhanced wire bonding manufacturing process for microelectronics circuit assemblies.
iNEMI Packaging Tech Topic Webinar: Packaging Interconnect Material Technology Series
09/19/2024 | iNEMIThe International Electronics Manufacturing Initiative (iNEMI) continues its Packaging Interconnect Material Technology Series with a webinar on Transient Liquid Phase (TLP) Bonding for High-Temperature Soldering Processes.
iNEMI Presents Packaging Interconnect Material Technology Series with Dr. Kazuhiro Nogita
09/09/2024 | iNEMIiNEMI, a leading electronics manufacturing industry association, is pleased to announce a two-part webinar series focusing on packaging interconnect material technology. Dr. Kazuhiro Nogita, a leading expert in the field, will present on September 17-24, 2024.
ASMPT, IBM Deepen Collaboration to Advance Bonding Methods for Chiplet Packages for AI
07/24/2024 | ASMPTASMPT and IBM today announced a renewed agreement to extend their collaboration on the joint development of the next advancement of chiplet packaging technologies.