Siemens’ Tessent In-System Test Software Enables Advanced, Deterministic Testing Throughout the Silicon Lifecycle
November 5, 2024 | SiemensEstimated reading time: 2 minutes
Siemens Digital Industries Software introduced Tessent™ In-System Test software, a groundbreaking design-for-test (DFT) solution that enhances in-system test capabilities for next generation integrated circuits (ICs).
Engineered to address critical challenges like aging and environmental factors, which can lead to Silent Data Corruption or Errors (SDC/SDE), Tessent In-System Test is the industry's first in-system test controller designed specifically to work with Siemens’ industry-leading Tessent™ Streaming Scan Network software. This compatibility enables customers to apply embedded deterministic test patterns in-system throughout a product's lifecycle, which can help keep their ICs and the applications they power reliable, secure, and fully functional.
“Tessent In-System Test is a major step forward in helping our customers achieve their Silicon Lifecycle Management goals,” said Ankur Gupta, senior vice president and general manager, Digital Design Creation Platform, Siemens Digital Industries Software. “Aging and environmental factors are impacting today’s designs at a greater rate. Tessent In-System Test delivers smart solutions that address these challenges, ultimately providing customers improved performance, security and productivity.”
Building on the success of Siemens’ Tessent™ MissionMode technology and Tessent Streaming Scan Network (SSN) software, Tessent In-System Test allows for seamless integration of deterministic test patterns generated with Siemens' Tessent™ TestKompress™ software. It enables customers to reuse existing IJTAG- and SSN-based patterns for in-system applications while improving overall chip planning and reducing test time.
Siemens’ Tessent In-System Test software allows customers to apply embedded deterministic test patterns generated using Tessent TestKompress with Tessent SSN directly to the in-system test controller via industry-standard APB or AXI bus interfaces. Deterministic test patterns applied in-system provide the highest level of test quality within a pre-defined test window, as well as the ability to change test content as devices mature or age through their lifecycle. In-system test with embedded deterministic patterns also supports re-use of existing test infrastructure. These capabilities are particularly key for industries focused on safety-critical applications such as the automotive, aerospace, and medical devices spaces.
“Tessent In-System Test technology allows us to reuse our extensive test infrastructure and patterns already utilized in our manufacturing tests for our data center fleet,” said Dan Trock, senior DFT manager at Amazon Web Services (AWS). “This enables high-quality in-field testing of our data centers. Continuous monitoring of silicon devices throughout their lifecycle helps to ensure AWS customers benefit from infrastructure and services of the highest quality and reliability.”
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Atg Launches Latest Large Format Test System, A9XL, with 8 Heads and 48” x 26” Panel Capability
08/01/2025 | atg Luther & Maelzer GmbHatg Luther & Maelzer GmbH (a Mycronic company) is proud to roll out a new large format test system generation based on the latest high speed atg A9 (board size up to 24” x 21”) and A9L platform.
Magnalytix’s Dr. Mike Bixenman to Guide PDC at SMTA High-Reliability Cleaning and Conformal Coating Conference
07/31/2025 | MAGNALYTIXMagnalytix, providing real-time reliability solutions for electronics manufacturing, is excited to announce that Dr. Mike Bixenman will present the professional development course “The Effects of Flux Residues and Process Contamination on the Reliability of the Electronic Assembly” on Wednesday, Aug. 13 at 9:00 AM CST to open the second day of the STMA High-Reliability Cleaning and Conformal Coating Conference.
TRI to Exhibit at SMTA Queretaro Expo 2025
07/16/2025 | TRITest Research, Inc. (TRI), the leading provider of test and inspection systems for the electronics manufacturing industry, is pleased to announce plans to exhibit at the SMTA Querétaro Expo 2025, scheduled to take place on July 24, 2025, at the Querétaro Centro de Congresos y Teatro Metropolitano.
Knocking Down the Bone Pile: Addressing End-of-life Component Solderability Issues, Part 4
07/16/2025 | Nash Bell -- Column: Knocking Down the Bone PileIn 1983, the Department of Defense identified that over 40% of military electronic system failures in the field were electrical, with approximately 50% attributed to poor solder connections. Investigations revealed that plated finishes, typically nickel or tin, were porous and non-intermetallic.
Meet the Author Podcast: Martyn Gaudion Unpacks the Secrets of High-Speed PCB Design
07/16/2025 | I-Connect007In this special Meet the Author episode of the On the Line with… podcast, Nolan Johnson sits down with Martyn Gaudion, signal integrity expert, managing director of Polar Instruments, and three-time author in I-Connect007’s popular The Printed Circuit Designer’s Guide to... series.